]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/gr_ep2s60.h
configs: Re-sync with cmd/Kconfig
[people/ms/u-boot.git] / include / configs / gr_ep2s60.h
1 /* Configuration header file for Gaisler Research AB's Template
2 * design (GPL Open Source SPARC/LEON3 96MHz) for Altera NIOS
3 * Development board Stratix II edition, with the FPGA device
4 * EP2S60.
5 *
6 * (C) Copyright 2003-2005
7 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
8 *
9 * (C) Copyright 2008
10 * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com.
11 *
12 * SPDX-License-Identifier: GPL-2.0+
13 */
14
15 #ifndef __CONFIG_H__
16 #define __CONFIG_H__
17
18 #define CONFIG_SYS_GENERIC_BOARD
19 #define CONFIG_DISPLAY_BOARDINFO
20
21 /*
22 * High Level Configuration Options
23 * (easy to change)
24 */
25
26 /* Altera NIOS Development board, Stratix II board */
27 #define CONFIG_GR_EP2S60 1
28
29 /* CPU / AMBA BUS configuration */
30 #define CONFIG_SYS_CLK_FREQ 96000000 /* 96MHz */
31
32 /* Define this is the GR-2S60-MEZZ mezzanine is available and you
33 * want to use the USB and GRETH functionality of the board
34 */
35 #undef GR_2S60_MEZZ
36
37 #ifdef GR_2S60_MEZZ
38 #define USE_GRETH 1
39 #define USE_GRUSB 1
40 #endif
41
42 /*
43 * Serial console configuration
44 */
45 #define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
46 #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
47
48 /* Partitions */
49 #define CONFIG_DOS_PARTITION
50 #define CONFIG_MAC_PARTITION
51 #define CONFIG_ISO_PARTITION
52
53 /*
54 * Supported commands
55 */
56 #define CONFIG_CMD_REGINFO
57 #define CONFIG_CMD_DIAG
58 #define CONFIG_CMD_IRQ
59
60 /* USB support */
61 #if USE_GRUSB
62 #define CONFIG_USB_UHCI
63 #define CONFIG_USB_STORAGE
64 /* Enable needed helper functions */
65 #define CONFIG_SYS_STDIO_DEREGISTER /* needs stdio_deregister */
66 #endif
67
68 /*
69 * Autobooting
70 */
71 #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
72
73 #define CONFIG_PREBOOT "echo;" \
74 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
75 "echo"
76
77 #undef CONFIG_BOOTARGS
78
79 #define CONFIG_EXTRA_ENV_SETTINGS \
80 "netdev=eth0\0" \
81 "nfsargs=setenv bootargs console=ttyS0,38400 root=/dev/nfs rw " \
82 "nfsroot=${serverip}:${rootpath}\0" \
83 "ramargs=setenv bootargs console=ttyS0,${baudrate} root=/dev/ram rw\0" \
84 "addip=setenv bootargs ${bootargs} " \
85 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
86 ":${hostname}:${netdev}:off panic=1\0" \
87 "flash_nfs=run nfsargs addip;" \
88 "bootm ${kernel_addr}\0" \
89 "flash_self=run ramargs addip;" \
90 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
91 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
92 "scratch=40800000\0" \
93 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
94 "bootargs=console=ttyS0,38400 root=/dev/nfs rw nfsroot=192.168.0.20:/export/rootfs ip=192.168.0.207:192.168.0.20:192.168.0.1:255.255.255.0:ml401:eth0\0" \
95 ""
96
97 #define CONFIG_NETMASK 255.255.255.0
98 #define CONFIG_GATEWAYIP 192.168.0.1
99 #define CONFIG_SERVERIP 192.168.0.20
100 #define CONFIG_IPADDR 192.168.0.207
101 #define CONFIG_ROOTPATH "/export/rootfs"
102 #define CONFIG_HOSTNAME ml401
103 #define CONFIG_BOOTFILE "/uImage"
104
105 #define CONFIG_BOOTCOMMAND "run flash_self"
106
107 /* Memory MAP
108 *
109 * Flash:
110 * |--------------------------------|
111 * | 0x00000000 Text & Data & BSS | *
112 * | for Monitor | *
113 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
114 * | UNUSED / Growth | * 256kb
115 * |--------------------------------|
116 * | 0x00050000 Base custom area | *
117 * | kernel / FS | *
118 * | | * Rest of Flash
119 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
120 * | END-0x00008000 Environment | * 32kb
121 * |--------------------------------|
122 *
123 *
124 *
125 * Main Memory:
126 * |--------------------------------|
127 * | UNUSED / scratch area |
128 * | |
129 * | |
130 * | |
131 * | |
132 * |--------------------------------|
133 * | Monitor .Text / .DATA / .BSS | * 512kb
134 * | Relocated! | *
135 * |--------------------------------|
136 * | Monitor Malloc | * 128kb (contains relocated environment)
137 * |--------------------------------|
138 * | Monitor/kernel STACK | * 64kb
139 * |--------------------------------|
140 * | Page Table for MMU systems | * 2k
141 * |--------------------------------|
142 * | PROM Code accessed from Linux | * 6kb-128b
143 * |--------------------------------|
144 * | Global data (avail from kernel)| * 128b
145 * |--------------------------------|
146 *
147 */
148
149 /*
150 * Flash configuration (8,16 or 32 MB)
151 * TEXT base always at 0xFFF00000
152 * ENV_ADDR always at 0xFFF40000
153 * FLASH_BASE at 0xFC000000 for 64 MB
154 * 0xFE000000 for 32 MB
155 * 0xFF000000 for 16 MB
156 * 0xFF800000 for 8 MB
157 */
158 /*#define CONFIG_SYS_NO_FLASH 1*/
159 #define CONFIG_SYS_FLASH_BASE 0x00000000
160 #define CONFIG_SYS_FLASH_SIZE 0x00400000 /* FPGA Bit file is in top of FLASH, we only ues the bottom 4Mb */
161
162 #define PHYS_FLASH_SECT_SIZE 0x00010000 /* 64 KB sectors */
163 #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */
164 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
165
166 #define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
167 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
168 #define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
169 #define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
170 #define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
171
172 /*** CFI CONFIG ***/
173 #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
174 #define CONFIG_FLASH_CFI_DRIVER
175 #define CONFIG_SYS_FLASH_CFI
176 /* Bypass cache when reading regs from flash memory */
177 #define CONFIG_SYS_FLASH_CFI_BYPASS_READ
178 /* Buffered writes (32byte/go) instead of single accesses */
179 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
180
181 /*
182 * Environment settings
183 */
184 /*#define CONFIG_ENV_IS_NOWHERE 1*/
185 #define CONFIG_ENV_IS_IN_FLASH 1
186 /* CONFIG_ENV_ADDR need to be at sector boundary */
187 #define CONFIG_ENV_SIZE 0x8000
188 #define CONFIG_ENV_SECT_SIZE 0x20000
189 #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SECT_SIZE)
190 #define CONFIG_ENV_OVERWRITE 1
191
192 /*
193 * Memory map
194 */
195 #define CONFIG_SYS_SDRAM_BASE 0x40000000
196 #define CONFIG_SYS_SDRAM_SIZE 0x02000000
197 #define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE+CONFIG_SYS_SDRAM_SIZE)
198
199 /* no SRAM available */
200 #undef CONFIG_SYS_SRAM_BASE
201 #undef CONFIG_SYS_SRAM_SIZE
202
203 #define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
204 #define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
205 #define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
206
207 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_SDRAM_END - GENERATED_GBL_DATA_SIZE)
208
209 #define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
210 #define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
211
212 #define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
213 #define CONFIG_SYS_STACK_SIZE (0x10000-32)
214
215 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
216 #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
217 # define CONFIG_SYS_RAMBOOT 1
218 #endif
219
220 #define CONFIG_SYS_MONITOR_LEN (512 << 10) /* Reserve 512 kB for Monitor */
221 #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
222 #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
223
224 #define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
225 #define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
226
227 /* relocated monitor area */
228 #define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
229 #define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
230
231 /* make un relocated address from relocated address */
232 #define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
233
234 /*
235 * Ethernet configuration uses on board SMC91C111, however if a mezzanine
236 * with a PHY is attached the GRETH can be used on this board.
237 * Define USE_GRETH in order to use the mezzanine provided PHY with the
238 * onchip GRETH network MAC, note that this is not supported by the
239 * template design.
240 */
241 #ifndef USE_GRETH
242
243 /* USE SMC91C111 MAC */
244 #define CONFIG_SMC91111 1
245 #define CONFIG_SMC91111_BASE 0x20000300 /* chip select 3 */
246 #define CONFIG_SMC_USE_32_BIT 1 /* 32 bit bus */
247 #undef CONFIG_SMC_91111_EXT_PHY /* we use internal phy */
248 /*#define CONFIG_SHOW_ACTIVITY*/
249 #define CONFIG_NET_RETRY_COUNT 10 /* # of retries */
250
251 #else
252
253 /* USE GRETH Ethernet Driver */
254 #define CONFIG_GRETH 1
255 #endif
256
257 #define CONFIG_PHY_ADDR 0x00
258
259 /*
260 * Miscellaneous configurable options
261 */
262 #define CONFIG_SYS_LONGHELP /* undef to save memory */
263 #if defined(CONFIG_CMD_KGDB)
264 #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
265 #else
266 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
267 #endif
268 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
269 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
270 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
271
272 #define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
273 #define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
274
275 #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
276
277 /*-----------------------------------------------------------------------
278 * USB stuff
279 *-----------------------------------------------------------------------
280 */
281 #define CONFIG_USB_CLOCK 0x0001BBBB
282 #define CONFIG_USB_CONFIG 0x00005000
283
284 /***** Gaisler GRLIB IP-Cores Config ********/
285
286 #define CONFIG_SYS_GRLIB_SDRAM 0
287
288 /* No SDRAM Configuration */
289 #undef CONFIG_SYS_GRLIB_GAISLER_SDCTRL1
290
291 /* See, GRLIB Docs (grip.pdf) on how to set up
292 * These the memory controller registers.
293 */
294 #define CONFIG_SYS_GRLIB_ESA_MCTRL1
295 #define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG1 (0x10f800ff | (1<<11))
296 #define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x00000000
297 #define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG3 0x00000000
298
299 /* GRLIB FT-MCTRL configuration */
300 #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1
301 #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG1 (0x10f800ff | (1<<11))
302 #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x00000000
303 #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG3 0x00000000
304
305 /* DDR controller */
306 #define CONFIG_SYS_GRLIB_GAISLER_DDRSPA1
307 #define CONFIG_SYS_GRLIB_GAISLER_DDRSPA1_CTRL 0xa900830a
308
309 /* no DDR2 Controller */
310 #undef CONFIG_SYS_GRLIB_GAISLER_DDR2SPA1
311
312 /* Identification string */
313 #define CONFIG_IDENT_STRING " Gaisler LEON3 EP2S60"
314
315 /* default kernel command line */
316 #define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
317
318 #endif /* __CONFIG_H */