]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/imx6qdl_icore.h
configs: engicam: Cleanup on mmcboot env
[people/ms/u-boot.git] / include / configs / imx6qdl_icore.h
1 /*
2 * Copyright (C) 2016 Amarula Solutions B.V.
3 * Copyright (C) 2016 Engicam S.r.l.
4 *
5 * Configuration settings for the Engicam i.CoreM6 QDL Starter Kits.
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10 #ifndef __IMX6QLD_ICORE_CONFIG_H
11 #define __IMX6QLD_ICORE_CONFIG_H
12
13 #include <linux/sizes.h>
14 #include "mx6_common.h"
15
16 /* Size of malloc() pool */
17 #define CONFIG_SYS_MALLOC_LEN (16 * SZ_1M)
18
19 /* Total Size of Environment Sector */
20 #define CONFIG_ENV_SIZE SZ_128K
21
22 /* Allow to overwrite serial and ethaddr */
23 #define CONFIG_ENV_OVERWRITE
24
25 /* Environment */
26 #ifndef CONFIG_ENV_IS_NOWHERE
27 /* Environment in MMC */
28 # if defined(CONFIG_ENV_IS_IN_MMC)
29 # define CONFIG_ENV_OFFSET 0x100000
30 /* Environment in NAND */
31 # elif defined(CONFIG_ENV_IS_IN_NAND)
32 # define CONFIG_ENV_OFFSET 0x400000
33 # define CONFIG_ENV_SECT_SIZE CONFIG_ENV_SIZE
34 # endif
35 #endif
36
37 /* Default environment */
38 #define CONFIG_EXTRA_ENV_SETTINGS \
39 "script=boot.scr\0" \
40 "splashpos=m,m\0" \
41 "image=uImage\0" \
42 "console=ttymxc3\0" \
43 "fdt_high=0xffffffff\0" \
44 "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
45 "fdt_addr=0x18000000\0" \
46 "boot_fdt=try\0" \
47 "mmcdev=0\0" \
48 "mmcpart=1\0" \
49 "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \
50 "nandroot=ubi0:rootfs rootfstype=ubifs\0" \
51 "mmcautodetect=yes\0" \
52 "mmcargs=setenv bootargs console=${console},${baudrate} " \
53 "root=${mmcroot}\0" \
54 "ubiargs=setenv bootargs console=${console},${baudrate} " \
55 "ubi.mtd=5 root=${nandroot} ${mtdparts}\0" \
56 "loadbootscript=" \
57 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
58 "bootscript=echo Running bootscript from mmc ...; " \
59 "source\0" \
60 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
61 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
62 "mmcboot=echo Booting from mmc ...; " \
63 "run mmcargs; " \
64 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
65 "if run loadfdt; then " \
66 "bootm ${loadaddr} - ${fdt_addr}; " \
67 "else " \
68 "if test ${boot_fdt} = try; then " \
69 "bootm; " \
70 "else " \
71 "echo WARN: Cannot load the DT; " \
72 "fi; " \
73 "fi; " \
74 "else " \
75 "bootm; " \
76 "fi\0" \
77 "nandboot=echo Booting from nand ...; " \
78 "if mtdparts; then " \
79 "echo Starting nand boot ...; " \
80 "else " \
81 "mtdparts default; " \
82 "fi; " \
83 "run ubiargs; " \
84 "nand read ${loadaddr} kernel 0x800000; " \
85 "nand read ${fdt_addr} dtb 0x100000; " \
86 "bootm ${loadaddr} - ${fdt_addr}\0"
87
88 #ifdef CONFIG_NAND_MXS
89 # define CONFIG_BOOTCOMMAND "run nandboot"
90 #else
91 # define CONFIG_BOOTCOMMAND \
92 "mmc dev ${mmcdev};" \
93 "if mmc rescan; then " \
94 "if run loadbootscript; then " \
95 "run bootscript; " \
96 "else " \
97 "if run loadimage; then " \
98 "run mmcboot; " \
99 "fi; " \
100 "fi; " \
101 "fi"
102 #endif
103
104 /* Miscellaneous configurable options */
105 #define CONFIG_SYS_MEMTEST_START 0x80000000
106 #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x8000000)
107
108 #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
109 #define CONFIG_SYS_HZ 1000
110
111 /* Physical Memory Map */
112 #define CONFIG_NR_DRAM_BANKS 1
113 #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
114
115 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
116 #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
117 #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
118
119 #define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
120 GENERATED_GBL_DATA_SIZE)
121 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
122 CONFIG_SYS_INIT_SP_OFFSET)
123
124 /* FIT */
125 #ifdef CONFIG_FIT
126 # define CONFIG_HASH_VERIFY
127 # define CONFIG_SHA1
128 # define CONFIG_SHA256
129 # define CONFIG_IMAGE_FORMAT_LEGACY
130 #endif
131
132 /* UART */
133 #ifdef CONFIG_MXC_UART
134 # define CONFIG_MXC_UART_BASE UART4_BASE
135 #endif
136
137 /* MMC */
138 #ifdef CONFIG_FSL_USDHC
139 # define CONFIG_SYS_MMC_ENV_DEV 0
140 # define CONFIG_SYS_FSL_USDHC_NUM 1
141 # define CONFIG_SYS_FSL_ESDHC_ADDR USDHC2_BASE_ADDR
142 #endif
143
144 /* NAND */
145 #ifdef CONFIG_NAND_MXS
146 # define CONFIG_SYS_MAX_NAND_DEVICE 1
147 # define CONFIG_SYS_NAND_BASE 0x40000000
148 # define CONFIG_SYS_NAND_5_ADDR_CYCLE
149 # define CONFIG_SYS_NAND_ONFI_DETECTION
150 # define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
151 # define CONFIG_SYS_NAND_U_BOOT_OFFS 0x200000
152
153 /* MTD device */
154 # define CONFIG_MTD_DEVICE
155 # define CONFIG_CMD_MTDPARTS
156 # define CONFIG_MTD_PARTITIONS
157 # define MTDIDS_DEFAULT "nand0=gpmi-nand"
158 # define MTDPARTS_DEFAULT "mtdparts=gpmi-nand:2m(spl),2m(uboot)," \
159 "1m(env),8m(kernel),1m(dtb),-(rootfs)"
160
161 /* UBI */
162 # define CONFIG_CMD_UBIFS
163 # define CONFIG_RBTREE
164 # define CONFIG_LZO
165
166 # define CONFIG_APBH_DMA
167 # define CONFIG_APBH_DMA_BURST
168 # define CONFIG_APBH_DMA_BURST8
169 #endif
170
171 /* Ethernet */
172 #ifdef CONFIG_FEC_MXC
173 # define IMX_FEC_BASE ENET_BASE_ADDR
174 # define CONFIG_FEC_MXC_PHYADDR 0
175 # define CONFIG_FEC_XCV_TYPE RMII
176 # define CONFIG_ETHPRIME "FEC"
177
178 # define CONFIG_MII
179 # define CONFIG_PHYLIB
180 # define CONFIG_PHY_SMSC
181 #endif
182
183 /* Framebuffer */
184 #ifdef CONFIG_VIDEO_IPUV3
185 # define CONFIG_IPUV3_CLK 260000000
186 # define CONFIG_IMX_VIDEO_SKIP
187
188 # define CONFIG_SPLASH_SCREEN
189 # define CONFIG_SPLASH_SCREEN_ALIGN
190 # define CONFIG_BMP_16BPP
191 # define CONFIG_VIDEO_BMP_RLE8
192 # define CONFIG_VIDEO_LOGO
193 # define CONFIG_VIDEO_BMP_LOGO
194 #endif
195
196 /* SPL */
197 #ifdef CONFIG_SPL
198 # ifdef CONFIG_NAND_MXS
199 # define CONFIG_SPL_NAND_SUPPORT
200 # else
201 # define CONFIG_SPL_MMC_SUPPORT
202 # endif
203
204 # include "imx6_spl.h"
205 # ifdef CONFIG_SPL_BUILD
206 # undef CONFIG_DM_GPIO
207 # undef CONFIG_DM_MMC
208 # endif
209 #endif
210
211 #endif /* __IMX6QLD_ICORE_CONFIG_H */