]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/kzm9g.h
Merge git://git.denx.de/u-boot-dm
[people/ms/u-boot.git] / include / configs / kzm9g.h
1 /*
2 * Copyright (C) 2012 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
3 * Copyright (C) 2012 Renesas Solutions Corp.
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8 #ifndef __KZM9G_H
9 #define __KZM9G_H
10
11 #undef DEBUG
12
13 #define CONFIG_SH73A0
14 #define CONFIG_KZM_A9_GT
15 #define CONFIG_RMOBILE_BOARD_STRING "KMC KZM-A9-GT"
16 #define CONFIG_MACH_TYPE MACH_TYPE_KZM9G
17
18 #include <asm/arch/rmobile.h>
19
20 #define CONFIG_ARCH_CPU_INIT
21 #define CONFIG_DISPLAY_CPUINFO
22 #define CONFIG_DISPLAY_BOARDINFO
23 #define CONFIG_BOARD_EARLY_INIT_F
24 #define CONFIG_OF_LIBFDT
25
26 #define CONFIG_CMDLINE_TAG
27 #define CONFIG_SETUP_MEMORY_TAGS
28 #define CONFIG_INITRD_TAG
29 #define CONFIG_DOS_PARTITION
30 #define CONFIG_CMD_FAT
31 #define CONFIG_CMD_BOOTZ
32
33 #define CONFIG_BAUDRATE 115200
34 #define CONFIG_BOOTARGS "root=/dev/null console=ttySC4,115200"
35 #define CONFIG_BOOTDELAY 3
36
37 #define CONFIG_VERSION_VARIABLE
38 #undef CONFIG_SHOW_BOOT_PROGRESS
39
40 /* MEMORY */
41 #define KZM_SDRAM_BASE (0x40000000)
42 #define PHYS_SDRAM KZM_SDRAM_BASE
43 #define PHYS_SDRAM_SIZE (512 * 1024 * 1024)
44 #define CONFIG_NR_DRAM_BANKS (1)
45
46 /* NOR Flash */
47 #define KZM_FLASH_BASE (0x00000000)
48 #define CONFIG_SYS_FLASH_BASE (KZM_FLASH_BASE)
49 #define CONFIG_SYS_FLASH_CFI_WIDTH (FLASH_CFI_16BIT)
50 #define CONFIG_SYS_MAX_FLASH_BANKS (1)
51 #define CONFIG_SYS_MAX_FLASH_SECT (512)
52
53 /* prompt */
54 #define CONFIG_SYS_LONGHELP
55 #define CONFIG_SYS_CBSIZE 256
56 #define CONFIG_SYS_PBSIZE 256
57 #define CONFIG_SYS_MAXARGS 16
58 #define CONFIG_SYS_BARGSIZE 512
59 #define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
60
61 /* SCIF */
62 #define CONFIG_SCIF_CONSOLE
63 #define CONFIG_CONS_SCIF4
64 #undef CONFIG_SYS_CONSOLE_INFO_QUIET
65 #undef CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
66 #undef CONFIG_SYS_CONSOLE_ENV_OVERWRITE
67
68 #define CONFIG_SYS_MEMTEST_START (KZM_SDRAM_BASE)
69 #define CONFIG_SYS_MEMTEST_END \
70 (CONFIG_SYS_MEMTEST_START + (60 * 1024 * 1024))
71 #undef CONFIG_SYS_ALT_MEMTEST
72 #undef CONFIG_SYS_MEMTEST_SCRATCH
73 #undef CONFIG_SYS_LOADS_BAUD_CHANGE
74
75 #define CONFIG_SYS_INIT_RAM_ADDR (0xE5600000) /* on MERAM */
76 #define CONFIG_SYS_INIT_RAM_SIZE (0x10000)
77 #define LOW_LEVEL_MERAM_STACK (CONFIG_SYS_INIT_RAM_ADDR - 4)
78 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
79 CONFIG_SYS_INIT_RAM_SIZE - \
80 GENERATED_GBL_DATA_SIZE)
81 #define CONFIG_SDRAM_OFFSET_FOR_RT (16 * 1024 * 1024)
82 #define CONFIG_SYS_SDRAM_BASE (KZM_SDRAM_BASE + CONFIG_SDRAM_OFFSET_FOR_RT)
83 #define CONFIG_SYS_SDRAM_SIZE (PHYS_SDRAM_SIZE - CONFIG_SDRAM_OFFSET_FOR_RT)
84 #define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 32 * 1024 * 1024)
85
86 #define CONFIG_SYS_MONITOR_BASE (KZM_FLASH_BASE)
87 #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128 * 1024)
88 #define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
89
90 #define CONFIG_SYS_TEXT_BASE 0x00000000
91 #define CONFIG_STANDALONE_LOAD_ADDR 0x41000000
92
93 /* FLASH */
94 #define CONFIG_FLASH_CFI_DRIVER
95 #define CONFIG_SYS_FLASH_CFI
96 #undef CONFIG_SYS_FLASH_QUIET_TEST
97 #define CONFIG_SYS_FLASH_EMPTY_INFO
98 #define FLASH_SECTOR_SIZE (256 * 1024) /* 256 KB sectors */
99 #define CONFIG_ENV_SIZE FLASH_SECTOR_SIZE
100 #define CONFIG_ENV_OFFSET FLASH_SECTOR_SIZE
101 #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
102
103 /* Timeout for Flash erase operations (in ms) */
104 #define CONFIG_SYS_FLASH_ERASE_TOUT (3 * 1000)
105 /* Timeout for Flash write operations (in ms) */
106 #define CONFIG_SYS_FLASH_WRITE_TOUT (3 * 1000)
107 /* Timeout for Flash set sector lock bit operations (in ms) */
108 #define CONFIG_SYS_FLASH_LOCK_TOUT (3 * 1000)
109 /* Timeout for Flash clear lock bit operations (in ms) */
110 #define CONFIG_SYS_FLASH_UNLOCK_TOUT (3 * 1000)
111
112 #undef CONFIG_SYS_FLASH_PROTECTION
113 #undef CONFIG_SYS_DIRECT_FLASH_TFTP
114 #define CONFIG_ENV_IS_IN_FLASH
115
116 /* GPIO / PFC */
117 #define CONFIG_SH_GPIO_PFC
118
119 /* Clock */
120 #define CONFIG_GLOBAL_TIMER
121 #define CONFIG_SYS_CLK_FREQ (48000000)
122 #define CONFIG_SYS_CPU_CLK (1196000000)
123 #define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
124 #define TMU_CLK_DIVIDER (4) /* 4 (default), 16, 64, 256 or 1024 */
125
126 /* Ether */
127 #define CONFIG_CMD_PING
128 #define CONFIG_CMD_DHCP
129 #define CONFIG_SMC911X
130 #define CONFIG_SMC911X_BASE (0x10000000)
131 #define CONFIG_SMC911X_32_BIT
132 #define CONFIG_NFS_TIMEOUT 10000UL
133
134 /* I2C */
135 #define CONFIG_CMD_I2C
136 #define CONFIG_SYS_I2C
137 #define CONFIG_SYS_I2C_SH
138 #define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 5
139 #define CONFIG_SYS_I2C_SH_BASE0 0xE6820000
140 #define CONFIG_SYS_I2C_SH_SPEED0 100000
141 #define CONFIG_SYS_I2C_SH_BASE1 0xE6822000
142 #define CONFIG_SYS_I2C_SH_SPEED1 100000
143 #define CONFIG_SYS_I2C_SH_BASE2 0xE6824000
144 #define CONFIG_SYS_I2C_SH_SPEED2 100000
145 #define CONFIG_SYS_I2C_SH_BASE3 0xE6826000
146 #define CONFIG_SYS_I2C_SH_SPEED3 100000
147 #define CONFIG_SYS_I2C_SH_BASE4 0xE6828000
148 #define CONFIG_SYS_I2C_SH_SPEED4 100000
149 #define CONFIG_SH_I2C_8BIT
150 #define CONFIG_SH_I2C_DATA_HIGH 4
151 #define CONFIG_SH_I2C_DATA_LOW 5
152 #define CONFIG_SH_I2C_CLOCK 104000000 /* 104 MHz */
153
154 #endif /* __KZM9G_H */