]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/mcx.h
Merge branch 'master' of http://git.denx.de/u-boot-sunxi
[people/ms/u-boot.git] / include / configs / mcx.h
1 /*
2 * Copyright (C) 2011 Ilya Yanok, Emcraft Systems
3 *
4 * Based on omap3_evm_config.h
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9 #ifndef __CONFIG_H
10 #define __CONFIG_H
11
12 /*
13 * High Level Configuration Options
14 */
15 #define CONFIG_OMAP /* in a TI OMAP core */
16 #define CONFIG_OMAP3_MCX /* working with mcx */
17 #define CONFIG_OMAP_GPIO
18 #define CONFIG_OMAP_COMMON
19 /* Common ARM Erratas */
20 #define CONFIG_ARM_ERRATA_454179
21 #define CONFIG_ARM_ERRATA_430973
22 #define CONFIG_ARM_ERRATA_621766
23
24 #define MACH_TYPE_MCX 3656
25 #define CONFIG_MACH_TYPE MACH_TYPE_MCX
26 #define CONFIG_BOARD_LATE_INIT
27
28 #define CONFIG_EMIF4 /* The chip has EMIF4 controller */
29
30 #include <asm/arch/cpu.h> /* get chip and board defs */
31 #include <asm/arch/omap.h>
32
33 /*
34 * Leave it at 0x80008000 to allow booting new u-boot.bin with X-loader
35 * and older u-boot.bin with the new U-Boot SPL.
36 */
37 #define CONFIG_SYS_TEXT_BASE 0x80008000
38
39 /*
40 * Display CPU and Board information
41 */
42 #define CONFIG_DISPLAY_CPUINFO
43 #define CONFIG_DISPLAY_BOARDINFO
44
45 /* Clock Defines */
46 #define V_OSCK 26000000 /* Clock output from T2 */
47 #define V_SCLK (V_OSCK >> 1)
48
49 #define CONFIG_MISC_INIT_R
50
51 #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
52 #define CONFIG_SETUP_MEMORY_TAGS
53 #define CONFIG_INITRD_TAG
54 #define CONFIG_REVISION_TAG
55
56 /*
57 * Size of malloc() pool
58 */
59 #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB sector */
60 #define CONFIG_SYS_MALLOC_LEN (1024 << 10)
61 /*
62 * DDR related
63 */
64 #define CONFIG_SYS_CS0_SIZE (256 * 1024 * 1024)
65
66 /*
67 * Hardware drivers
68 */
69
70 /*
71 * NS16550 Configuration
72 */
73 #define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
74
75 #define CONFIG_SYS_NS16550_SERIAL
76 #define CONFIG_SYS_NS16550_REG_SIZE (-4)
77 #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
78
79 /*
80 * select serial console configuration
81 */
82 #define CONFIG_CONS_INDEX 3
83 #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
84 #define CONFIG_SERIAL3 3 /* UART3 */
85
86 /* allow to overwrite serial and ethaddr */
87 #define CONFIG_ENV_OVERWRITE
88 #define CONFIG_BAUDRATE 115200
89 #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
90 115200}
91 #define CONFIG_MMC
92 #define CONFIG_OMAP_HSMMC
93 #define CONFIG_GENERIC_MMC
94 #define CONFIG_DOS_PARTITION
95
96 /* EHCI */
97 #define CONFIG_USB_STORAGE
98 #define CONFIG_OMAP3_GPIO_2
99 #define CONFIG_OMAP3_GPIO_5
100 #define CONFIG_USB_EHCI
101 #define CONFIG_USB_EHCI_OMAP
102 #define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 57
103 #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 3
104 #define CONFIG_USB_HOST_ETHER
105 #define CONFIG_USB_ETHER_ASIX
106 #define CONFIG_USB_ETHER_MCS7830
107
108 /* commands to include */
109 #define CONFIG_CMD_JFFS2 /* JFFS2 Support */
110
111 #define CONFIG_CMD_DATE
112 #define CONFIG_CMD_NAND /* NAND support */
113 #define CONFIG_CMD_UBI
114 #define CONFIG_CMD_UBIFS
115 #define CONFIG_RBTREE
116 #define CONFIG_LZO
117 #define CONFIG_MTD_PARTITIONS
118 #define CONFIG_MTD_DEVICE
119 #define CONFIG_CMD_MTDPARTS
120
121 #define CONFIG_SYS_NO_FLASH
122 #define CONFIG_SYS_I2C
123 #define CONFIG_SYS_OMAP24_I2C_SPEED 100000
124 #define CONFIG_SYS_OMAP24_I2C_SLAVE 1
125 #define CONFIG_SYS_I2C_OMAP34XX
126
127 /* RTC */
128 #define CONFIG_RTC_DS1337
129 #define CONFIG_SYS_I2C_RTC_ADDR 0x68
130
131 /*
132 * Board NAND Info.
133 */
134 #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
135 /* to access nand */
136 #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
137 /* to access */
138 /* nand at CS0 */
139
140 #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */
141 /* NAND devices */
142 #define CONFIG_JFFS2_NAND
143 /* nand device jffs2 lives on */
144 #define CONFIG_JFFS2_DEV "nand0"
145 /* start of jffs2 partition */
146 #define CONFIG_JFFS2_PART_OFFSET 0x680000
147 #define CONFIG_JFFS2_PART_SIZE 0xf980000 /* sz of jffs2 part */
148
149 /* Environment information */
150
151 #define CONFIG_BOOTFILE "uImage"
152
153 /* Setup MTD for NAND on the SOM */
154 #define MTDIDS_DEFAULT "nand0=omap2-nand.0"
155 #define MTDPARTS_DEFAULT "mtdparts=omap2-nand.0:512k(MLO)," \
156 "1m(u-boot),256k(env1)," \
157 "256k(env2),6m(kernel),6m(k_recovery)," \
158 "8m(fs_recovery),-(common_data)"
159
160 #define CONFIG_HOSTNAME mcx
161 #define CONFIG_EXTRA_ENV_SETTINGS \
162 "adddbg=setenv bootargs ${bootargs} trace_buf_size=64M\0" \
163 "adddebug=setenv bootargs ${bootargs} earlyprintk=serial\0" \
164 "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0" \
165 "addfb=setenv bootargs ${bootargs} vram=6M " \
166 "omapfb.vram=1:2M,2:2M,3:2M omapdss.def_disp=lcd\0" \
167 "addip_sta=setenv bootargs ${bootargs} " \
168 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
169 "${netmask}:${hostname}:eth0:off\0" \
170 "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
171 "addip=if test -n ${ipdyn};then run addip_dyn;" \
172 "else run addip_sta;fi\0" \
173 "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
174 "addtty=setenv bootargs ${bootargs} " \
175 "console=${consoledev},${baudrate}\0" \
176 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
177 "baudrate=115200\0" \
178 "consoledev=ttyO2\0" \
179 "hostname=" __stringify(CONFIG_HOSTNAME) "\0" \
180 "loadaddr=0x82000000\0" \
181 "load=tftp ${loadaddr} ${u-boot}\0" \
182 "load_k=tftp ${loadaddr} ${bootfile}\0" \
183 "loaduimage=fatload mmc 0 ${loadaddr} uImage\0" \
184 "loadmlo=tftp ${loadaddr} ${mlo}\0" \
185 "mlo=" __stringify(CONFIG_HOSTNAME) "/MLO\0" \
186 "mmcargs=root=/dev/mmcblk0p2 rw " \
187 "rootfstype=ext3 rootwait\0" \
188 "mmcboot=echo Booting from mmc ...; " \
189 "run mmcargs; " \
190 "run addip addtty addmtd addfb addeth addmisc;" \
191 "run loaduimage; " \
192 "bootm ${loadaddr}\0" \
193 "net_nfs=run load_k; " \
194 "run nfsargs; " \
195 "run addip addtty addmtd addfb addeth addmisc;" \
196 "bootm ${loadaddr}\0" \
197 "nfsargs=setenv bootargs root=/dev/nfs rw " \
198 "nfsroot=${serverip}:${rootpath}\0" \
199 "u-boot=" __stringify(CONFIG_HOSTNAME) "/u-boot.img\0" \
200 "uboot_addr=0x80000\0" \
201 "update=nandecc sw;nand erase ${uboot_addr} 100000;" \
202 "nand write ${loadaddr} ${uboot_addr} 80000\0" \
203 "updatemlo=nandecc hw;nand erase 0 20000;" \
204 "nand write ${loadaddr} 0 20000\0" \
205 "upd=if run load;then echo Updating u-boot;if run update;" \
206 "then echo U-Boot updated;" \
207 "else echo Error updating u-boot !;" \
208 "echo Board without bootloader !!;" \
209 "fi;" \
210 "else echo U-Boot not downloaded..exiting;fi\0" \
211 "loadbootscript=fatload mmc 0 ${loadaddr} boot.scr\0" \
212 "bootscript=echo Running bootscript from mmc ...; " \
213 "source ${loadaddr}\0" \
214 "nandargs=setenv bootargs ubi.mtd=7 " \
215 "root=ubi0:rootfs rootfstype=ubifs\0" \
216 "nandboot=echo Booting from nand ...; " \
217 "run nandargs; " \
218 "ubi part nand0,4;" \
219 "ubi readvol ${loadaddr} kernel;" \
220 "run addtty addmtd addfb addeth addmisc;" \
221 "bootm ${loadaddr}\0" \
222 "preboot=ubi part nand0,7;" \
223 "ubi readvol ${loadaddr} splash;" \
224 "bmp display ${loadaddr};" \
225 "gpio set 55\0" \
226 "swupdate_args=setenv bootargs root=/dev/ram " \
227 "quiet loglevel=1 " \
228 "consoleblank=0 ${swupdate_misc}\0" \
229 "swupdate=echo Running Sw-Update...;" \
230 "if printenv mtdparts;then echo Starting SwUpdate...; " \
231 "else mtdparts default;fi; " \
232 "ubi part nand0,5;" \
233 "ubi readvol 0x82000000 kernel_recovery;" \
234 "ubi part nand0,6;" \
235 "ubi readvol 0x84000000 fs_recovery;" \
236 "run swupdate_args; " \
237 "setenv bootargs ${bootargs} " \
238 "${mtdparts} " \
239 "vram=6M omapfb.vram=1:2M,2:2M,3:2M " \
240 "omapdss.def_disp=lcd;" \
241 "bootm 0x82000000 0x84000000\0" \
242 "bootcmd=mmc rescan;if fatload mmc 0 82000000 loadbootscr.scr;" \
243 "then source 82000000;else run nandboot;fi\0"
244
245 #define CONFIG_AUTO_COMPLETE
246 #define CONFIG_CMDLINE_EDITING
247
248 /*
249 * Miscellaneous configurable options
250 */
251 #define CONFIG_SYS_LONGHELP /* undef to save memory */
252 #define CONFIG_SYS_CBSIZE 1024/* Console I/O Buffer Size */
253 /* Print Buffer Size */
254 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
255 sizeof(CONFIG_SYS_PROMPT) + 16)
256 #define CONFIG_SYS_MAXARGS 16 /* max number of command */
257 /* args */
258 /* Boot Argument Buffer Size */
259 #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
260 /* memtest works on */
261 #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
262 #define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
263 0x01F00000) /* 31MB */
264
265 #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */
266 /* address */
267 #define CONFIG_PREBOOT
268
269 /*
270 * AM3517 has 12 GP timers, they can be driven by the system clock
271 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
272 * This rate is divided by a local divisor.
273 */
274 #define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
275 #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
276
277 /*
278 * Physical Memory Map
279 */
280 #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
281 #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
282 #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
283
284 /*
285 * FLASH and environment organization
286 */
287
288 /* **** PISMO SUPPORT *** */
289 #define CONFIG_NAND
290 #define CONFIG_SYS_NAND_BUSWIDTH_16BIT
291 #define CONFIG_NAND_OMAP_GPMC
292 #define CONFIG_NAND_OMAP_GPMC_PREFETCH
293 #define CONFIG_ENV_IS_IN_NAND
294 #define SMNAND_ENV_OFFSET 0x180000 /* environment starts here */
295
296 /* Redundant Environment */
297 #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
298 #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
299 #define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
300 #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + \
301 2 * CONFIG_SYS_ENV_SECT_SIZE)
302 #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
303
304 /* Flash banks JFFS2 should use */
305 #define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \
306 CONFIG_SYS_MAX_NAND_DEVICE)
307 #define CONFIG_SYS_JFFS2_MEM_NAND
308 /* use flash_info[2] */
309 #define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS
310 #define CONFIG_SYS_JFFS2_NUM_BANKS 1
311
312 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
313 #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
314 #define CONFIG_SYS_INIT_RAM_SIZE 0x800
315 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
316 CONFIG_SYS_INIT_RAM_SIZE - \
317 GENERATED_GBL_DATA_SIZE)
318
319 /* Defines for SPL */
320 #define CONFIG_SPL_FRAMEWORK
321 #define CONFIG_SPL_BOARD_INIT
322 #define CONFIG_SPL_NAND_SIMPLE
323
324 #define CONFIG_SPL_LIBCOMMON_SUPPORT
325 #define CONFIG_SPL_LIBDISK_SUPPORT
326 #define CONFIG_SPL_I2C_SUPPORT
327 #define CONFIG_SPL_MMC_SUPPORT
328 #define CONFIG_SPL_FAT_SUPPORT
329 #define CONFIG_SPL_LIBGENERIC_SUPPORT
330 #define CONFIG_SPL_SERIAL_SUPPORT
331 #define CONFIG_SPL_POWER_SUPPORT
332 #define CONFIG_SPL_NAND_SUPPORT
333 #define CONFIG_SPL_NAND_BASE
334 #define CONFIG_SPL_NAND_DRIVERS
335 #define CONFIG_SPL_NAND_ECC
336 #define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/omap-common/u-boot-spl.lds"
337
338 #define CONFIG_SPL_TEXT_BASE 0x40200000 /*CONFIG_SYS_SRAM_START*/
339 #define CONFIG_SPL_MAX_SIZE (54 * 1024) /* 8 KB for stack */
340 #define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK
341
342 /* move malloc and bss high to prevent clashing with the main image */
343 #define CONFIG_SYS_SPL_MALLOC_START 0x8f000000
344 #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000
345 #define CONFIG_SPL_BSS_START_ADDR 0x8f080000 /* end of RAM */
346 #define CONFIG_SPL_BSS_MAX_SIZE 0x80000
347
348 #define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */
349 #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
350 #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img"
351
352 /* NAND boot config */
353 #define CONFIG_SYS_NAND_PAGE_COUNT 64
354 #define CONFIG_SYS_NAND_PAGE_SIZE 2048
355 #define CONFIG_SYS_NAND_OOBSIZE 64
356 #define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
357 #define CONFIG_SYS_NAND_5_ADDR_CYCLE
358 #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
359 #define CONFIG_SYS_NAND_ECCPOS {40, 41, 42, 43, 44, 45, 46, 47,\
360 48, 49, 50, 51, 52, 53, 54, 55,\
361 56, 57, 58, 59, 60, 61, 62, 63}
362 #define CONFIG_SYS_NAND_ECCSIZE 256
363 #define CONFIG_SYS_NAND_ECCBYTES 3
364 #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_SW
365 #define CONFIG_SPL_NAND_SOFTECC
366
367 #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
368
369 #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
370
371 /*
372 * ethernet support
373 *
374 */
375 #if defined(CONFIG_CMD_NET)
376 #define CONFIG_DRIVER_TI_EMAC
377 #define CONFIG_DRIVER_TI_EMAC_USE_RMII
378 #define CONFIG_MII
379 #define CONFIG_BOOTP_DNS
380 #define CONFIG_BOOTP_DNS2
381 #define CONFIG_BOOTP_SEND_HOSTNAME
382 #define CONFIG_NET_RETRY_COUNT 10
383 #endif
384
385 #define CONFIG_VIDEO
386 #define CONFIG_CFB_CONSOLE
387 #define CONFIG_VGA_AS_SINGLE_DEVICE
388 #define CONFIG_SPLASH_SCREEN
389 #define CONFIG_VIDEO_BMP_RLE8
390 #define CONFIG_CMD_BMP
391 #define CONFIG_VIDEO_OMAP3
392 #define CONFIG_SYS_CONSOLE_IS_IN_ENV
393
394 #endif /* __CONFIG_H */