]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/ml300.h
Update ARM Integrator boards:
[people/ms/u-boot.git] / include / configs / ml300.h
1 /*
2 * ML300.h: ML300 specific config options
3 *
4 * http://www.xilinx.com/ml300
5 *
6 * Derived from : ML2.h
7 *
8 * Author: Xilinx, Inc.
9 *
10 *
11 * This program is free software; you can redistribute it and/or modify it
12 * under the terms of the GNU General Public License as published by the
13 * Free Software Foundation; either version 2 of the License, or (at your
14 * option) any later version.
15 *
16 *
17 * XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" AS A
18 * COURTESY TO YOU. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION AS
19 * ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION OR STANDARD,
20 * XILINX IS MAKING NO REPRESENTATION THAT THIS IMPLEMENTATION IS FREE
21 * FROM ANY CLAIMS OF INFRINGEMENT, AND YOU ARE RESPONSIBLE FOR
22 * OBTAINING ANY RIGHTS YOU MAY REQUIRE FOR YOUR IMPLEMENTATION.
23 * XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO
24 * THE ADEQUACY OF THE IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY
25 * WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM
26 * CLAIMS OF INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND
27 * FITNESS FOR A PARTICULAR PURPOSE.
28 *
29 *
30 * Xilinx products are not intended for use in life support appliances,
31 * devices, or systems. Use in such applications is expressly prohibited.
32 *
33 *
34 * (c) Copyright 2002 Xilinx Inc.
35 * All rights reserved.
36 *
37 *
38 * You should have received a copy of the GNU General Public License along
39 * with this program; if not, write to the Free Software Foundation, Inc.,
40 * 675 Mass Ave, Cambridge, MA 02139, USA.
41 *
42 */
43
44 #ifndef __CONFIG_H
45 #define __CONFIG_H
46
47 /* #define DEBUG */
48 /* #define ET_DEBUG 1 */
49
50 /*
51 * High Level Configuration Options
52 * (easy to change)
53 */
54
55 #define CONFIG_405 1 /* This is a PPC405 CPU */
56 #define CONFIG_4xx 1 /* ...member of PPC4xx family */
57 #define CONFIG_XILINX_ML300 1 /* ...on a Xilinx ML300 board */
58
59 #define CONFIG_SYSTEMACE 1
60 #define CONFIG_DOS_PARTITION 1
61 #define CFG_SYSTEMACE_BASE XPAR_OPB_SYSACE_0_BASEADDR
62 #define CFG_SYSTEMACE_WIDTH XPAR_XSYSACE_MEM_WIDTH
63
64 #define CFG_ENV_IS_IN_EEPROM 1 /* environment is in EEPROM */
65
66 /* following are used only if env is in EEPROM */
67 #ifdef CFG_ENV_IS_IN_EEPROM
68 #define CFG_I2C_EEPROM_ADDR XPAR_PERSISTENT_0_IIC_0_EEPROMADDR
69 #define CFG_I2C_EEPROM_ADDR_LEN 1
70 #define CFG_ENV_OFFSET XPAR_PERSISTENT_0_IIC_0_BASEADDR
71 #define CONFIG_MISC_INIT_R 1 /* used to call out convert_env() */
72 #define CONFIG_ENV_OVERWRITE 1 /* allow users to update ethaddr and serial# */
73 #endif
74
75 #include "../board/xilinx/ml300/xparameters.h"
76
77 #define CFG_NO_FLASH 1 /* no flash */
78 #define CFG_ENV_SIZE XPAR_PERSISTENT_0_IIC_0_HIGHADDR - XPAR_PERSISTENT_0_IIC_0_BASEADDR + 1
79 #define CONFIG_BAUDRATE 9600
80 #define CONFIG_BOOTDELAY 3 /* autoboot after 3 seconds */
81
82 #define CONFIG_BOOTCOMMAND "bootp" /* autoboot command */
83
84 #define CONFIG_BOOTARGS "console=ttyS0,9600 ip=off " \
85 "root=/dev/xsysace/disc0/part3 rw"
86
87 #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
88 #define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
89
90 #define REMOVE_COMMANDS (CFG_CMD_FLASH | CFG_CMD_LOADS | CFG_CMD_FAT | \
91 CFG_CMD_IMLS )
92 #define CONFIG_COMMANDS ((CONFIG_CMD_DFL | CFG_CMD_NET) \
93 & ~REMOVE_COMMANDS)
94
95 /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
96 #include <cmd_confdefs.h>
97
98 /* #define CONFIG_SYS_CLK_FREQ XPAR_CORE_CLOCK_FREQ_HZ */
99 /* 300000000 */
100
101 /*
102 * Miscellaneous configurable options
103 */
104 #define CFG_LONGHELP /* undef to save memory */
105 #define CFG_PROMPT "=> " /* Monitor Command Prompt */
106
107 #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
108
109 #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
110 #define CFG_MAXARGS 16 /* max number of command args */
111 #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
112
113 #define CFG_MEMTEST_START 0x0400000 /* memtest works on */
114 #define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
115
116 #define CFG_DUART_CHAN 0
117 #define CFG_NS16550_REG_SIZE -4
118 #define CFG_NS16550 1
119 #define CFG_INIT_CHAN1 1
120
121 /* The following table includes the supported baudrates */
122 #define CFG_BAUDRATE_TABLE \
123 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400}
124
125 #define CFG_LOAD_ADDR 0x400000 /* default load address */
126 #define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */
127
128 #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
129
130 /*-----------------------------------------------------------------------
131 * Start addresses for the final memory configuration
132 * (Set up by the startup code)
133 * Please note that CFG_SDRAM_BASE _must_ start at 0
134 */
135 #define CFG_SDRAM_BASE 0x00000000
136 #define CFG_MONITOR_BASE 0x04000000
137 #define CFG_MONITOR_LEN (192 * 1024) /* Reserve 196 kB for Monitor */
138 #define CFG_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */
139
140 /*
141 * For booting Linux, the board info and command line data
142 * have to be in the first 8 MB of memory, since this is
143 * the maximum mapped by the Linux kernel during initialization.
144 */
145 #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
146
147 /*-----------------------------------------------------------------------
148 * Cache Configuration
149 */
150 #define CFG_DCACHE_SIZE 16384 /* For AMCC 405 CPUs */
151 #define CFG_CACHELINE_SIZE 32 /* ... */
152
153 /*-----------------------------------------------------------------------
154 * Definitions for initial stack pointer and data area (in DPRAM)
155 */
156
157 #define CFG_INIT_RAM_ADDR 0x800000 /* inside of SDRAM */
158 #define CFG_INIT_RAM_END 0x2000 /* End of used area in RAM */
159 #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
160 #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
161 #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
162
163 /*
164 * Internal Definitions
165 *
166 * Boot Flags
167 */
168 #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
169 #define BOOTFLAG_WARM 0x02 /* Software reboot */
170
171 #endif /* __CONFIG_H */