]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/mx35pdk.h
cmd: add Kconfig option for 'date' command
[people/ms/u-boot.git] / include / configs / mx35pdk.h
1 /*
2 * (C) Copyright 2010, Stefano Babic <sbabic@denx.de>
3 *
4 * (C) Copyright 2008-2010 Freescale Semiconductor, Inc.
5 *
6 * Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
7 *
8 * Configuration for the MX35pdk Freescale board.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13 #ifndef __CONFIG_H
14 #define __CONFIG_H
15
16 #include <asm/arch/imx-regs.h>
17
18 /* High Level Configuration Options */
19 #define CONFIG_MX35
20
21 #define CONFIG_SYS_FSL_CLK
22
23 /* Set TEXT at the beginning of the NOR flash */
24 #define CONFIG_SYS_TEXT_BASE 0xA0000000
25
26 #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
27 #define CONFIG_REVISION_TAG
28 #define CONFIG_SETUP_MEMORY_TAGS
29 #define CONFIG_INITRD_TAG
30
31 /*
32 * Size of malloc() pool
33 */
34 #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
35
36 /*
37 * Hardware drivers
38 */
39 #define CONFIG_SYS_I2C
40 #define CONFIG_SYS_I2C_MXC
41 #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
42 #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
43 #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
44 #define CONFIG_MXC_SPI
45 #define CONFIG_MXC_GPIO
46
47 /*
48 * PMIC Configs
49 */
50 #define CONFIG_POWER
51 #define CONFIG_POWER_I2C
52 #define CONFIG_POWER_FSL
53 #define CONFIG_POWER_FSL_MC13892
54 #define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x08
55 #define CONFIG_RTC_MC13XXX
56
57 /*
58 * MFD MC9SDZ60
59 */
60 #define CONFIG_FSL_MC9SDZ60
61 #define CONFIG_SYS_FSL_MC9SDZ60_I2C_ADDR 0x69
62
63 /*
64 * UART (console)
65 */
66 #define CONFIG_MXC_UART
67 #define CONFIG_MXC_UART_BASE UART1_BASE
68
69 /* allow to overwrite serial and ethaddr */
70 #define CONFIG_ENV_OVERWRITE
71 #define CONFIG_CONS_INDEX 1
72
73 /*
74 * Command definition
75 */
76 #define CONFIG_BOOTP_SUBNETMASK
77 #define CONFIG_BOOTP_GATEWAY
78 #define CONFIG_BOOTP_DNS
79
80 #define CONFIG_CMD_NAND
81
82 #define CONFIG_NET_RETRY_COUNT 100
83
84
85 #define CONFIG_LOADADDR 0x80800000 /* loadaddr env var */
86
87 /*
88 * Ethernet on the debug board (SMC911)
89 */
90 #define CONFIG_SMC911X
91 #define CONFIG_SMC911X_16_BIT 1
92 #define CONFIG_SMC911X_BASE CS5_BASE_ADDR
93
94 #define CONFIG_HAS_ETH1
95 #define CONFIG_ETHPRIME
96
97 /*
98 * Ethernet on SOC (FEC)
99 */
100 #define CONFIG_FEC_MXC
101 #define IMX_FEC_BASE FEC_BASE_ADDR
102 #define CONFIG_FEC_MXC_PHYADDR 0x1F
103
104 #define CONFIG_MII
105
106 #define CONFIG_ARP_TIMEOUT 200UL
107
108 /*
109 * Miscellaneous configurable options
110 */
111 #define CONFIG_SYS_LONGHELP /* undef to save memory */
112 #define CONFIG_CMDLINE_EDITING
113
114 #define CONFIG_AUTO_COMPLETE
115 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
116 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
117 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
118
119 #define CONFIG_SYS_MEMTEST_START 0 /* memtest works on */
120 #define CONFIG_SYS_MEMTEST_END 0x10000
121
122 #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
123
124 /*
125 * Physical Memory Map
126 */
127 #define CONFIG_NR_DRAM_BANKS 2
128 #define PHYS_SDRAM_1 CSD0_BASE_ADDR
129 #define PHYS_SDRAM_1_SIZE (128 * 1024 * 1024)
130 #define PHYS_SDRAM_2 CSD1_BASE_ADDR
131 #define PHYS_SDRAM_2_SIZE (128 * 1024 * 1024)
132
133 #define CONFIG_SYS_SDRAM_BASE CSD0_BASE_ADDR
134 #define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR + 0x10000)
135 #define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE / 2)
136 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
137 GENERATED_GBL_DATA_SIZE)
138 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
139 CONFIG_SYS_GBL_DATA_OFFSET)
140
141 /*
142 * MTD Command for mtdparts
143 */
144 #define CONFIG_CMD_MTDPARTS
145 #define CONFIG_MTD_DEVICE
146 #define CONFIG_FLASH_CFI_MTD
147 #define CONFIG_MTD_PARTITIONS
148 #define MTDIDS_DEFAULT "nand0=mxc_nand,nor0=physmap-flash.0"
149 #define MTDPARTS_DEFAULT "mtdparts=mxc_nand:1m(boot),5m(linux)," \
150 "96m(root),8m(cfg),1938m(user);" \
151 "physmap-flash.0:512k(b),4m(k),30m(u),28m(r)"
152
153 /*
154 * FLASH and environment organization
155 */
156 #define CONFIG_SYS_FLASH_BASE CS0_BASE_ADDR
157 #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
158 #define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
159 /* Monitor at beginning of flash */
160 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
161 #define CONFIG_SYS_MONITOR_LEN (512 * 1024)
162
163 #define CONFIG_ENV_SECT_SIZE (128 * 1024)
164 #define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
165
166 /* Address and size of Redundant Environment Sector */
167 #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
168 #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
169
170 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + \
171 CONFIG_SYS_MONITOR_LEN)
172
173 #define CONFIG_ENV_IS_IN_FLASH
174
175 #if defined(CONFIG_FSL_ENV_IN_NAND)
176 #define CONFIG_ENV_IS_IN_NAND
177 #define CONFIG_ENV_OFFSET (1024 * 1024)
178 #endif
179
180 /*
181 * CFI FLASH driver setup
182 */
183 #define CONFIG_SYS_FLASH_CFI /* Flash memory is CFI compliant */
184 #define CONFIG_FLASH_CFI_DRIVER
185
186 /* A non-standard buffered write algorithm */
187 #define CONFIG_FLASH_SPANSION_S29WS_N
188 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* faster */
189 #define CONFIG_SYS_FLASH_PROTECTION /* Use hardware sector protection */
190
191 /*
192 * NAND FLASH driver setup
193 */
194 #define CONFIG_NAND_MXC
195 #define CONFIG_MXC_NAND_REGS_BASE (NFC_BASE_ADDR)
196 #define CONFIG_SYS_MAX_NAND_DEVICE 1
197 #define CONFIG_SYS_NAND_BASE (NFC_BASE_ADDR)
198 #define CONFIG_MXC_NAND_HWECC
199 #define CONFIG_SYS_NAND_LARGEPAGE
200
201 /* EHCI driver */
202 #define CONFIG_USB_EHCI
203 #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 1
204 #define CONFIG_EHCI_IS_TDI
205 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
206 #define CONFIG_USB_EHCI_MXC
207 #define CONFIG_MXC_USB_PORT 0
208 #define CONFIG_MXC_USB_FLAGS (MXC_EHCI_INTERFACE_DIFF_UNI | \
209 MXC_EHCI_POWER_PINS_ENABLED | \
210 MXC_EHCI_OC_PIN_ACTIVE_LOW)
211 #define CONFIG_MXC_USB_PORTSC (MXC_EHCI_UTMI_16BIT | MXC_EHCI_MODE_UTMI)
212
213 /* mmc driver */
214 #define CONFIG_FSL_ESDHC
215 #define CONFIG_SYS_FSL_ESDHC_ADDR 0
216 #define CONFIG_SYS_FSL_ESDHC_NUM 1
217
218 /*
219 * Default environment and default scripts
220 * to update uboot and load kernel
221 */
222
223 #define CONFIG_HOSTNAME "mx35pdk"
224 #define CONFIG_EXTRA_ENV_SETTINGS \
225 "netdev=eth1\0" \
226 "ethprime=smc911x\0" \
227 "nfsargs=setenv bootargs root=/dev/nfs rw " \
228 "nfsroot=${serverip}:${rootpath}\0" \
229 "ramargs=setenv bootargs root=/dev/ram rw\0" \
230 "addip_sta=setenv bootargs ${bootargs} " \
231 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
232 ":${hostname}:${netdev}:off panic=1\0" \
233 "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
234 "addip=if test -n ${ipdyn};then run addip_dyn;" \
235 "else run addip_sta;fi\0" \
236 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
237 "addtty=setenv bootargs ${bootargs}" \
238 " console=ttymxc0,${baudrate}\0" \
239 "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
240 "loadaddr=80800000\0" \
241 "kernel_addr_r=80800000\0" \
242 "hostname=" __stringify(CONFIG_HOSTNAME) "\0" \
243 "bootfile=" __stringify(CONFIG_HOSTNAME) "/uImage\0" \
244 "ramdisk_file=" __stringify(CONFIG_HOSTNAME) "/uRamdisk\0" \
245 "flash_self=run ramargs addip addtty addmtd addmisc;" \
246 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
247 "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
248 "bootm ${kernel_addr}\0" \
249 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
250 "run nfsargs addip addtty addmtd addmisc;" \
251 "bootm ${kernel_addr_r}\0" \
252 "net_self_load=tftp ${kernel_addr_r} ${bootfile};" \
253 "tftp ${ramdisk_addr_r} ${ramdisk_file};\0" \
254 "u-boot=" __stringify(CONFIG_HOSTNAME) "/u-boot.bin\0" \
255 "load=tftp ${loadaddr} ${u-boot}\0" \
256 "uboot_addr=" __stringify(CONFIG_SYS_MONITOR_BASE) "\0" \
257 "update=protect off ${uboot_addr} +80000;" \
258 "erase ${uboot_addr} +80000;" \
259 "cp.b ${loadaddr} ${uboot_addr} ${filesize}\0" \
260 "upd=if run load;then echo Updating u-boot;if run update;" \
261 "then echo U-Boot updated;" \
262 "else echo Error updating u-boot !;" \
263 "echo Board without bootloader !!;" \
264 "fi;" \
265 "else echo U-Boot not downloaded..exiting;fi\0" \
266 "bootcmd=run net_nfs\0"
267
268 #endif /* __CONFIG_H */