]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/mx51evk.h
Merge branch 'master' of git://git.denx.de/u-boot-socfpga
[people/ms/u-boot.git] / include / configs / mx51evk.h
1 /*
2 * Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
3 *
4 * (C) Copyright 2009 Freescale Semiconductor, Inc.
5 *
6 * Configuration settings for the MX51EVK Board
7 *
8 * SPDX-License-Identifier: GPL-2.0+
9 */
10
11 #ifndef __CONFIG_H
12 #define __CONFIG_H
13
14 /* High Level Configuration Options */
15
16 #define CONFIG_MX51 /* in a mx51 */
17
18 #define CONFIG_DISPLAY_CPUINFO
19 #define CONFIG_DISPLAY_BOARDINFO
20
21 #define CONFIG_SYS_FSL_CLK
22 #define CONFIG_SYS_TEXT_BASE 0x97800000
23
24 #include <asm/arch/imx-regs.h>
25
26 #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
27 #define CONFIG_SETUP_MEMORY_TAGS
28 #define CONFIG_INITRD_TAG
29 #define CONFIG_REVISION_TAG
30
31 #define CONFIG_MACH_TYPE MACH_TYPE_MX51_BABBAGE
32 /*
33 * Size of malloc() pool
34 */
35 #define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
36
37 #define CONFIG_BOARD_LATE_INIT
38
39 /*
40 * Hardware drivers
41 */
42 #define CONFIG_FSL_IIM
43 #define CONFIG_CMD_FUSE
44
45 #define CONFIG_MXC_UART
46 #define CONFIG_MXC_UART_BASE UART1_BASE
47 #define CONFIG_MXC_GPIO
48
49 /*
50 * SPI Configs
51 * */
52
53 #define CONFIG_MXC_SPI
54
55 /* PMIC Controller */
56 #define CONFIG_POWER
57 #define CONFIG_POWER_SPI
58 #define CONFIG_POWER_FSL
59 #define CONFIG_FSL_PMIC_BUS 0
60 #define CONFIG_FSL_PMIC_CS 0
61 #define CONFIG_FSL_PMIC_CLK 2500000
62 #define CONFIG_FSL_PMIC_MODE (SPI_MODE_0 | SPI_CS_HIGH)
63 #define CONFIG_FSL_PMIC_BITLEN 32
64 #define CONFIG_RTC_MC13XXX
65
66 /*
67 * MMC Configs
68 * */
69 #define CONFIG_FSL_ESDHC
70 #define CONFIG_SYS_FSL_ESDHC_ADDR MMC_SDHC1_BASE_ADDR
71 #define CONFIG_SYS_FSL_ESDHC_NUM 2
72
73 #define CONFIG_MMC
74
75 #define CONFIG_GENERIC_MMC
76 #define CONFIG_DOS_PARTITION
77
78 /*
79 * Eth Configs
80 */
81 #define CONFIG_MII
82
83 #define CONFIG_FEC_MXC
84 #define IMX_FEC_BASE FEC_BASE_ADDR
85 #define CONFIG_FEC_MXC_PHYADDR 0x1F
86
87 /* USB Configs */
88 #define CONFIG_USB_EHCI
89 #define CONFIG_USB_EHCI_MX5
90 #define CONFIG_USB_STORAGE
91 #define CONFIG_USB_HOST_ETHER
92 #define CONFIG_USB_ETHER_ASIX
93 #define CONFIG_USB_ETHER_SMSC95XX
94 #define CONFIG_MXC_USB_PORT 1
95 #define CONFIG_MXC_USB_PORTSC PORT_PTS_ULPI
96 #define CONFIG_MXC_USB_FLAGS MXC_EHCI_POWER_PINS_ENABLED
97
98 /* Framebuffer and LCD */
99 #define CONFIG_PREBOOT
100 #define CONFIG_VIDEO
101 #define CONFIG_VIDEO_IPUV3
102 #define CONFIG_CFB_CONSOLE
103 #define CONFIG_VGA_AS_SINGLE_DEVICE
104 #define CONFIG_SYS_CONSOLE_IS_IN_ENV
105 #define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
106 #define CONFIG_VIDEO_BMP_RLE8
107 #define CONFIG_SPLASH_SCREEN
108 #define CONFIG_BMP_16BPP
109 #define CONFIG_VIDEO_LOGO
110 #define CONFIG_IPUV3_CLK 133000000
111
112 /* allow to overwrite serial and ethaddr */
113 #define CONFIG_ENV_OVERWRITE
114 #define CONFIG_CONS_INDEX 1
115 #define CONFIG_BAUDRATE 115200
116
117 /***********************************************************
118 * Command definition
119 ***********************************************************/
120
121 #define CONFIG_CMD_DATE
122
123
124 #define CONFIG_ETHPRIME "FEC0"
125
126 #define CONFIG_LOADADDR 0x92000000 /* loadaddr env var */
127
128 #define CONFIG_EXTRA_ENV_SETTINGS \
129 "script=boot.scr\0" \
130 "image=zImage\0" \
131 "fdt_file=imx51-babbage.dtb\0" \
132 "fdt_addr=0x91000000\0" \
133 "boot_fdt=try\0" \
134 "ip_dyn=yes\0" \
135 "mmcdev=0\0" \
136 "mmcpart=1\0" \
137 "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \
138 "mmcargs=setenv bootargs console=ttymxc0,${baudrate} " \
139 "root=${mmcroot}\0" \
140 "loadbootscript=" \
141 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
142 "bootscript=echo Running bootscript from mmc ...; " \
143 "source\0" \
144 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
145 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
146 "mmcboot=echo Booting from mmc ...; " \
147 "run mmcargs; " \
148 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
149 "if run loadfdt; then " \
150 "bootz ${loadaddr} - ${fdt_addr}; " \
151 "else " \
152 "if test ${boot_fdt} = try; then " \
153 "bootz; " \
154 "else " \
155 "echo WARN: Cannot load the DT; " \
156 "fi; " \
157 "fi; " \
158 "else " \
159 "bootz; " \
160 "fi;\0" \
161 "netargs=setenv bootargs console=ttymxc0,${baudrate} " \
162 "root=/dev/nfs " \
163 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
164 "netboot=echo Booting from net ...; " \
165 "run netargs; " \
166 "if test ${ip_dyn} = yes; then " \
167 "setenv get_cmd dhcp; " \
168 "else " \
169 "setenv get_cmd tftp; " \
170 "fi; " \
171 "${get_cmd} ${image}; " \
172 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
173 "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
174 "bootz ${loadaddr} - ${fdt_addr}; " \
175 "else " \
176 "if test ${boot_fdt} = try; then " \
177 "bootz; " \
178 "else " \
179 "echo ERROR: Cannot load the DT; " \
180 "exit; " \
181 "fi; " \
182 "fi; " \
183 "else " \
184 "bootz; " \
185 "fi;\0"
186
187 #define CONFIG_BOOTCOMMAND \
188 "mmc dev ${mmcdev}; if mmc rescan; then " \
189 "if run loadbootscript; then " \
190 "run bootscript; " \
191 "else " \
192 "if run loadimage; then " \
193 "run mmcboot; " \
194 "else run netboot; " \
195 "fi; " \
196 "fi; " \
197 "else run netboot; fi"
198
199 #define CONFIG_ARP_TIMEOUT 200UL
200
201 /*
202 * Miscellaneous configurable options
203 */
204 #define CONFIG_SYS_LONGHELP /* undef to save memory */
205 #define CONFIG_AUTO_COMPLETE
206 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
207 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
208 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
209
210 #define CONFIG_SYS_MEMTEST_START 0x90000000
211 #define CONFIG_SYS_MEMTEST_END 0x90010000
212
213 #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
214
215 #define CONFIG_CMDLINE_EDITING
216
217 /*-----------------------------------------------------------------------
218 * Physical Memory Map
219 */
220 #define CONFIG_NR_DRAM_BANKS 1
221 #define PHYS_SDRAM_1 CSD0_BASE_ADDR
222 #define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024)
223
224 #define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
225 #define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
226 #define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
227
228 #define CONFIG_BOARD_EARLY_INIT_F
229
230 #define CONFIG_SYS_INIT_SP_OFFSET \
231 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
232 #define CONFIG_SYS_INIT_SP_ADDR \
233 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
234
235 #define CONFIG_SYS_DDR_CLKSEL 0
236 #define CONFIG_SYS_CLKTL_CBCDR 0x59E35100
237 #define CONFIG_SYS_MAIN_PWR_ON
238
239 /*-----------------------------------------------------------------------
240 * FLASH and environment organization
241 */
242 #define CONFIG_SYS_NO_FLASH
243
244 #define CONFIG_ENV_OFFSET (6 * 64 * 1024)
245 #define CONFIG_ENV_SIZE (8 * 1024)
246 #define CONFIG_ENV_IS_IN_MMC
247 #define CONFIG_SYS_MMC_ENV_DEV 0
248
249 #endif