]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/mx6sxsabresd.h
bootcount: Migrate CONFIG_SYS_BOOTCOUNT_ADDR
[people/ms/u-boot.git] / include / configs / mx6sxsabresd.h
1 /*
2 * Copyright 2014 Freescale Semiconductor, Inc.
3 *
4 * Configuration settings for the Freescale i.MX6SX Sabresd board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9 #ifndef __CONFIG_H
10 #define __CONFIG_H
11
12 #include "mx6_common.h"
13
14 #ifdef CONFIG_SPL
15 #include "imx6_spl.h"
16 #endif
17
18 /* Size of malloc() pool */
19 #define CONFIG_SYS_MALLOC_LEN (3 * SZ_1M)
20
21 #define CONFIG_MXC_UART
22 #define CONFIG_MXC_UART_BASE UART1_BASE
23
24 #ifdef CONFIG_IMX_BOOTAUX
25 /* Set to QSPI2 B flash at default */
26 #define CONFIG_SYS_AUXCORE_BOOTDATA 0x78000000
27
28 #define UPDATE_M4_ENV \
29 "m4image=m4_qspi.bin\0" \
30 "loadm4image=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${m4image}\0" \
31 "update_m4_from_sd=" \
32 "if sf probe 1:0; then " \
33 "if run loadm4image; then " \
34 "setexpr fw_sz ${filesize} + 0xffff; " \
35 "setexpr fw_sz ${fw_sz} / 0x10000; " \
36 "setexpr fw_sz ${fw_sz} * 0x10000; " \
37 "sf erase 0x0 ${fw_sz}; " \
38 "sf write ${loadaddr} 0x0 ${filesize}; " \
39 "fi; " \
40 "fi\0" \
41 "m4boot=sf probe 1:0; bootaux "__stringify(CONFIG_SYS_AUXCORE_BOOTDATA)"\0"
42 #else
43 #define UPDATE_M4_ENV ""
44 #endif
45
46 #define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
47 #define CONFIG_EXTRA_ENV_SETTINGS \
48 UPDATE_M4_ENV \
49 "script=boot.scr\0" \
50 "image=zImage\0" \
51 "console=ttymxc0\0" \
52 "fdt_high=0xffffffff\0" \
53 "initrd_high=0xffffffff\0" \
54 "fdt_file=imx6sx-sdb.dtb\0" \
55 "fdt_addr=0x88000000\0" \
56 "boot_fdt=try\0" \
57 "ip_dyn=yes\0" \
58 "videomode=video=ctfb:x:800,y:480,depth:24,pclk:29850,le:89,ri:164,up:23,lo:10,hs:10,vs:10,sync:0,vmode:0\0" \
59 "mmcdev=2\0" \
60 "mmcpart=1\0" \
61 "finduuid=part uuid mmc 2:2 uuid\0" \
62 "mmcargs=setenv bootargs console=${console},${baudrate} " \
63 "root=PARTUUID=${uuid} rootwait rw\0" \
64 "loadbootscript=" \
65 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
66 "bootscript=echo Running bootscript from mmc ...; " \
67 "source\0" \
68 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
69 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
70 "mmcboot=echo Booting from mmc ...; " \
71 "run finduuid; " \
72 "run mmcargs; " \
73 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
74 "if run loadfdt; then " \
75 "bootz ${loadaddr} - ${fdt_addr}; " \
76 "else " \
77 "if test ${boot_fdt} = try; then " \
78 "bootz; " \
79 "else " \
80 "echo WARN: Cannot load the DT; " \
81 "fi; " \
82 "fi; " \
83 "else " \
84 "bootz; " \
85 "fi;\0" \
86 "netargs=setenv bootargs console=${console},${baudrate} " \
87 "root=/dev/nfs " \
88 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
89 "netboot=echo Booting from net ...; " \
90 "run netargs; " \
91 "if test ${ip_dyn} = yes; then " \
92 "setenv get_cmd dhcp; " \
93 "else " \
94 "setenv get_cmd tftp; " \
95 "fi; " \
96 "${get_cmd} ${image}; " \
97 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
98 "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
99 "bootz ${loadaddr} - ${fdt_addr}; " \
100 "else " \
101 "if test ${boot_fdt} = try; then " \
102 "bootz; " \
103 "else " \
104 "echo WARN: Cannot load the DT; " \
105 "fi; " \
106 "fi; " \
107 "else " \
108 "bootz; " \
109 "fi;\0" \
110 "findfdt="\
111 "if test test $board_rev = REVA ; then " \
112 "setenv fdt_file imx6sx-sdb-reva.dtb; fi; " \
113
114 #define CONFIG_BOOTCOMMAND \
115 "run findfdt; " \
116 "mmc dev ${mmcdev}; if mmc rescan; then " \
117 "if run loadbootscript; then " \
118 "run bootscript; " \
119 "else " \
120 "if run loadimage; then " \
121 "run mmcboot; " \
122 "else run netboot; " \
123 "fi; " \
124 "fi; " \
125 "else run netboot; fi"
126
127 /* Miscellaneous configurable options */
128 #define CONFIG_SYS_MEMTEST_START 0x80000000
129 #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x10000)
130
131 /* Physical Memory Map */
132 #define CONFIG_NR_DRAM_BANKS 1
133 #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
134
135 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
136 #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
137 #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
138
139 #define CONFIG_SYS_INIT_SP_OFFSET \
140 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
141 #define CONFIG_SYS_INIT_SP_ADDR \
142 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
143
144 /* MMC Configuration */
145 #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
146
147 /* I2C Configs */
148 #define CONFIG_SYS_I2C_MXC
149 #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
150 #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
151 #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
152 #define CONFIG_SYS_I2C_SPEED 100000
153
154 /* Network */
155 #define CONFIG_FEC_MXC
156 #define CONFIG_MII
157
158 #define IMX_FEC_BASE ENET_BASE_ADDR
159 #define CONFIG_FEC_MXC_PHYADDR 0x1
160
161 #define CONFIG_FEC_XCV_TYPE RGMII
162 #define CONFIG_ETHPRIME "FEC"
163
164 #define CONFIG_PHY_ATHEROS
165
166 #ifdef CONFIG_CMD_USB
167 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
168 #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
169 #define CONFIG_MXC_USB_FLAGS 0
170 #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
171 #endif
172
173 #ifdef CONFIG_CMD_PCI
174 #define CONFIG_PCI_SCAN_SHOW
175 #define CONFIG_PCIE_IMX
176 #define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(2, 0)
177 #define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(2, 1)
178 #endif
179
180 #define CONFIG_IMX_THERMAL
181
182 #ifdef CONFIG_FSL_QSPI
183 #define CONFIG_SYS_FSL_QSPI_LE
184 #define CONFIG_SYS_FSL_QSPI_AHB
185 #ifdef CONFIG_MX6SX_SABRESD_REVA
186 #define FSL_QSPI_FLASH_SIZE SZ_16M
187 #else
188 #define FSL_QSPI_FLASH_SIZE SZ_32M
189 #endif
190 #define FSL_QSPI_FLASH_NUM 2
191 #endif
192
193 #ifndef CONFIG_SPL_BUILD
194 #ifdef CONFIG_VIDEO
195 #define CONFIG_VIDEO_MXS
196 #define CONFIG_VIDEO_LOGO
197 #define CONFIG_SPLASH_SCREEN
198 #define CONFIG_SPLASH_SCREEN_ALIGN
199 #define CONFIG_BMP_16BPP
200 #define CONFIG_VIDEO_BMP_RLE8
201 #define CONFIG_VIDEO_BMP_LOGO
202 #define MXS_LCDIF_BASE MX6SX_LCDIF1_BASE_ADDR
203 #endif
204 #endif
205
206 #define CONFIG_ENV_OFFSET (14 * SZ_64K)
207 #define CONFIG_ENV_SIZE SZ_8K
208
209 #define CONFIG_SYS_FSL_USDHC_NUM 3
210 #if defined(CONFIG_ENV_IS_IN_MMC)
211 #define CONFIG_SYS_MMC_ENV_DEV 2 /*USDHC4*/
212 #endif
213
214 #endif /* __CONFIG_H */