]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/omap3_logic.h
Move setexpr to Kconfig
[people/ms/u-boot.git] / include / configs / omap3_logic.h
1 /*
2 * (C) Copyright 2011 Logic Product Development <www.logicpd.com>
3 * Peter Barada <peter.barada@logicpd.com>
4 *
5 * Configuration settings for the Logic OMAP35x/DM37x SOM LV/Torpedo
6 * reference boards.
7 *
8 * SPDX-License-Identifier: GPL-2.0+
9 */
10
11 #ifndef __CONFIG_H
12 #define __CONFIG_H
13
14 /*
15 * High Level Configuration Options
16 */
17 #define CONFIG_OMAP /* in a TI OMAP core */
18 #define CONFIG_OMAP3_LOGIC /* working with Logic OMAP boards */
19 #define CONFIG_OMAP_GPIO
20 #define CONFIG_OMAP_COMMON
21 /* Common ARM Erratas */
22 #define CONFIG_ARM_ERRATA_454179
23 #define CONFIG_ARM_ERRATA_430973
24 #define CONFIG_ARM_ERRATA_621766
25
26 #define CONFIG_SYS_TEXT_BASE 0x80400000
27
28 #define CONFIG_SDRC /* The chip has SDRC controller */
29
30 #include <asm/arch/cpu.h> /* get chip and board defs */
31 #include <asm/arch/omap.h>
32
33 /*
34 * Display CPU and Board information
35 */
36 #define CONFIG_DISPLAY_CPUINFO
37 #define CONFIG_DISPLAY_BOARDINFO
38
39 /* Clock Defines */
40 #define V_OSCK 26000000 /* Clock output from T2 */
41 #define V_SCLK (V_OSCK >> 1)
42
43 #define CONFIG_MISC_INIT_R /* misc_init_r dumps the die id */
44
45 #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
46 #define CONFIG_SETUP_MEMORY_TAGS
47 #define CONFIG_INITRD_TAG
48 #define CONFIG_REVISION_TAG
49
50 #define CONFIG_CMDLINE_EDITING /* cmd line edit/history */
51 #define CONFIG_ZERO_BOOTDELAY_CHECK /* check keypress w/no delay */
52
53 /*
54 * Size of malloc() pool
55 */
56 #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
57 /* Sector */
58 #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
59
60 /*
61 * Hardware drivers
62 */
63
64 /*
65 * NS16550 Configuration
66 */
67 #define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
68
69 #define CONFIG_SYS_NS16550
70 #define CONFIG_SYS_NS16550_SERIAL
71 #define CONFIG_SYS_NS16550_REG_SIZE (-4)
72 #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
73
74 /*
75 * select serial console configuration
76 */
77 #define CONFIG_CONS_INDEX 1
78 #define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1
79 #define CONFIG_SERIAL1 1 /* UART1 on OMAP Logic boards */
80
81 /* allow to overwrite serial and ethaddr */
82 #define CONFIG_ENV_OVERWRITE
83 #define CONFIG_BAUDRATE 115200
84 #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
85 115200}
86 #define CONFIG_GENERIC_MMC
87 #define CONFIG_MMC
88 #define CONFIG_OMAP_HSMMC
89 #define CONFIG_DOS_PARTITION
90
91 /* commands to include */
92 #include <config_cmd_default.h>
93
94 #define CONFIG_CMD_CACHE
95 #define CONFIG_CMD_EXT2 /* EXT2 Support */
96 #define CONFIG_CMD_FAT /* FAT support */
97 #define CONFIG_CMD_JFFS2 /* JFFS2 Support */
98 #define CONFIG_CMD_MTDPARTS /* Enable MTD parts commands */
99 #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
100 #define MTDIDS_DEFAULT "nand0=omap2-nand.0"
101 #define MTDPARTS_DEFAULT "mtdparts=omap2-nand.0:512k(x-loader),"\
102 "1920k(u-boot),128k(u-boot-env),"\
103 "4m(kernel),-(fs)"
104
105 #define CONFIG_CMD_I2C /* I2C serial bus support */
106 #define CONFIG_CMD_MMC /* MMC support */
107 #define CONFIG_CMD_NAND /* NAND support */
108 #define CONFIG_CMD_NAND_LOCK_UNLOCK /* nand (un)lock commands */
109 #define CONFIG_CMD_NET /* bootp, tftpboot, rarpboot */
110 #define CONFIG_CMD_PING
111 #define CONFIG_CMD_DHCP
112
113 #undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
114 #undef CONFIG_CMD_FPGA /* FPGA configuration Support */
115 #undef CONFIG_CMD_IMI /* iminfo */
116 #undef CONFIG_CMD_IMLS /* List all found images */
117
118 #define CONFIG_SYS_NO_FLASH
119
120 /*
121 * I2C
122 */
123 #define CONFIG_SYS_I2C
124 #define CONFIG_SYS_OMAP24_I2C_SPEED 100000
125 #define CONFIG_SYS_OMAP24_I2C_SLAVE 1
126 #define CONFIG_SYS_I2C_OMAP34XX
127
128 /*
129 * TWL4030
130 */
131 #define CONFIG_TWL4030_POWER
132
133 /*
134 * Board NAND Info.
135 */
136 #define CONFIG_SYS_NAND_QUIET_TEST
137 #define CONFIG_NAND_OMAP_GPMC
138 #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
139 /* to access nand */
140 #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
141 /* to access nand at */
142 /* CS0 */
143
144 #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */
145 /* NAND devices */
146 #define CONFIG_SYS_NAND_BUSWIDTH_16BIT 16
147 #define CONFIG_JFFS2_NAND
148 /* nand device jffs2 lives on */
149 #define CONFIG_JFFS2_DEV "nand0"
150 /* start of jffs2 partition */
151 #define CONFIG_JFFS2_PART_OFFSET 0x680000
152 #define CONFIG_JFFS2_PART_SIZE 0xf980000 /* size of jffs2 */
153 /* partition */
154
155 /* Environment information */
156 #define CONFIG_BOOTDELAY 2
157
158 /*
159 * PREBOOT assumes the 4.3" display is attached. User can interrupt
160 * and modify display variable to suit their needs.
161 */
162 #define CONFIG_PREBOOT \
163 "echo ======================NOTICE============================;"\
164 "echo \"The u-boot environment is not set.\";" \
165 "echo \"If using a display a valid display varible for your panel\";" \
166 "echo \"needs to be set.\";" \
167 "echo \"Valid display options are:\";" \
168 "echo \" 2 == LQ121S1DG31 TFT SVGA (12.1) Sharp\";" \
169 "echo \" 3 == LQ036Q1DA01 TFT QVGA (3.6) Sharp w/ASIC\";" \
170 "echo \" 5 == LQ064D343 TFT VGA (6.4) Sharp\";" \
171 "echo \" 7 == LQ10D368 TFT VGA (10.4) Sharp\";" \
172 "echo \" 15 == LQ043T1DG01 TFT WQVGA (4.3) Sharp (DEFAULT)\";" \
173 "echo \" vga[-dvi or -hdmi] LCD VGA 640x480\";" \
174 "echo \" svga[-dvi or -hdmi] LCD SVGA 800x600\";" \
175 "echo \" xga[-dvi or -hdmi] LCD XGA 1024x768\";" \
176 "echo \" 720p[-dvi or -hdmi] LCD 720P 1280x720\";" \
177 "echo \"Defaulting to 4.3 LCD panel (display=15).\";" \
178 "setenv display 15;" \
179 "setenv preboot;" \
180 "saveenv;"
181
182
183 #define CONFIG_EXTRA_ENV_SETTINGS \
184 "loadaddr=0x81000000\0" \
185 "bootfile=uImage\0" \
186 "mtdids=" MTDIDS_DEFAULT "\0" \
187 "mtdparts=" MTDPARTS_DEFAULT "\0" \
188 "mmcdev=0\0" \
189 "autoboot=mmc dev ${mmcdev}; if mmc rescan; then " \
190 "if run loadbootscript; then " \
191 "run bootscript; " \
192 "else " \
193 "run defaultboot;" \
194 "fi; " \
195 "else run defaultboot; fi\0" \
196 "defaultboot=run mmcramboot\0" \
197 "consoledevice=ttyO0\0" \
198 "display=15\0" \
199 "setconsole=setenv console ${consoledevice},${baudrate}n8\0" \
200 "dump_bootargs=echo 'Bootargs: '; echo $bootargs\0" \
201 "rotation=0\0" \
202 "vrfb_arg=if itest ${rotation} -ne 0; then " \
203 "setenv bootargs ${bootargs} omapfb.vrfb=y " \
204 "omapfb.rotate=${rotation}; " \
205 "fi\0" \
206 "otherbootargs=ignore_loglevel early_printk no_console_suspend\0" \
207 "addmtdparts=setenv bootargs ${bootargs} ${mtdparts}\0" \
208 "common_bootargs=setenv bootargs ${bootargs} display=${display} " \
209 "${otherbootargs};" \
210 "run addmtdparts; " \
211 "run vrfb_arg\0" \
212 "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
213 "bootscript=echo 'Running bootscript from mmc ...'; " \
214 "source ${loadaddr}\0" \
215 "loaduimage=mmc rescan ${mmcdev}; " \
216 "fatload mmc ${mmcdev} ${loadaddr} ${bootfile}\0" \
217 "ramdisksize=64000\0" \
218 "ramdiskaddr=0x82000000\0" \
219 "ramdiskimage=rootfs.ext2.gz.uboot\0" \
220 "ramargs=run setconsole; setenv bootargs console=${console} " \
221 "root=/dev/ram rw ramdisk_size=${ramdisksize}\0" \
222 "mmcramboot=echo 'Booting kernel from mmc w/ramdisk...'; " \
223 "run ramargs; " \
224 "run common_bootargs; " \
225 "run dump_bootargs; " \
226 "run loaduimage; " \
227 "fatload mmc ${mmcdev} ${ramdiskaddr} ${ramdiskimage}; "\
228 "bootm ${loadaddr} ${ramdiskaddr}\0" \
229 "ramboot=echo 'Booting kernel/ramdisk rootfs from tftp...'; " \
230 "run ramargs; " \
231 "run common_bootargs; " \
232 "run dump_bootargs; " \
233 "tftpboot ${loadaddr} ${bootfile}; "\
234 "tftpboot ${ramdiskaddr} ${ramdiskimage}; "\
235 "bootm ${loadaddr} ${ramdiskaddr}\0"
236
237 #define CONFIG_BOOTCOMMAND \
238 "run autoboot"
239
240 #define CONFIG_AUTO_COMPLETE
241 /*
242 * Miscellaneous configurable options
243 */
244 #define CONFIG_SYS_LONGHELP /* undef to save memory */
245 #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
246 #define CONFIG_SYS_PROMPT "OMAP Logic # "
247 #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
248 /* Print Buffer Size */
249 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
250 sizeof(CONFIG_SYS_PROMPT) + 16)
251 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
252 /* Boot Argument Buffer Size */
253 #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
254 /* memtest works on */
255 #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
256 #define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
257 0x01F00000) /* 31MB */
258
259 #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */
260 /* address */
261
262 /*
263 * OMAP3 has 12 GP timers, they can be driven by the system clock
264 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
265 * This rate is divided by a local divisor.
266 */
267 #define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
268 #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
269
270 /*
271 * Physical Memory Map
272 */
273 #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
274 #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
275 #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
276
277 /*
278 * FLASH and environment organization
279 */
280
281 /* **** PISMO SUPPORT *** */
282 #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
283
284 #if defined(CONFIG_CMD_NAND)
285 #define CONFIG_SYS_FLASH_BASE NAND_BASE
286 #elif defined(CONFIG_CMD_ONENAND)
287 #define CONFIG_SYS_FLASH_BASE ONENAND_MAP
288 #endif
289
290 /* Monitor at start of flash */
291 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
292
293 #define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
294
295 #if defined(CONFIG_CMD_NAND)
296 #define CONFIG_NAND_OMAP_GPMC
297 #define CONFIG_ENV_IS_IN_NAND
298 #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
299 #endif
300
301 #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
302 #define CONFIG_ENV_ADDR CONFIG_ENV_OFFSET
303
304 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
305 #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
306 #define CONFIG_SYS_INIT_RAM_SIZE 0x800
307 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
308 CONFIG_SYS_INIT_RAM_SIZE - \
309 GENERATED_GBL_DATA_SIZE)
310
311 /*
312 * SMSC922x Ethernet
313 */
314 #if defined(CONFIG_CMD_NET)
315
316 #define CONFIG_SMC911X
317 #define CONFIG_SMC911X_16_BIT
318 #define CONFIG_SMC911X_BASE 0x08000000
319
320 #endif /* (CONFIG_CMD_NET) */
321
322 /*
323 * BOOTP fields
324 */
325
326 #define CONFIG_BOOTP_SUBNETMASK 0x00000001
327 #define CONFIG_BOOTP_GATEWAY 0x00000002
328 #define CONFIG_BOOTP_HOSTNAME 0x00000004
329 #define CONFIG_BOOTP_BOOTPATH 0x00000010
330
331 #endif /* __CONFIG_H */