]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/palmtc.h
965200a1580ee44f21068d6131ead0b8e1a4644f
[people/ms/u-boot.git] / include / configs / palmtc.h
1 /*
2 * Palm Tungsten|C configuration file
3 *
4 * Copyright (C) 2009-2010 Marek Vasut <marek.vasut@gmail.com>
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9 #ifndef __CONFIG_H
10 #define __CONFIG_H
11
12 #include <asm/arch/pxa-regs.h>
13
14 /*
15 * High Level Board Configuration Options
16 */
17 #define CONFIG_CPU_PXA25X 1 /* Intel PXA255 CPU */
18 #define CONFIG_PALMTC 1 /* Palm Tungsten|C board */
19
20 /* we will never enable dcache, because we have to setup MMU first */
21 #define CONFIG_SYS_DCACHE_OFF
22
23 /*
24 * Environment settings
25 */
26 #define CONFIG_ENV_OVERWRITE
27 #define CONFIG_SYS_MALLOC_LEN (128*1024)
28 #define CONFIG_SYS_TEXT_BASE 0x0
29
30 #define CONFIG_BOOTCOMMAND \
31 "if mmc init && fatload mmc 0 0xa0000000 uboot.script ; then " \
32 "source 0xa0000000; " \
33 "else " \
34 "bootm 0x80000; " \
35 "fi; "
36 #define CONFIG_BOOTARGS \
37 "console=tty0 console=ttyS0,115200"
38 #define CONFIG_TIMESTAMP
39 #define CONFIG_BOOTDELAY 2 /* Autoboot delay */
40 #define CONFIG_CMDLINE_TAG
41 #define CONFIG_SETUP_MEMORY_TAGS
42
43 #define CONFIG_LZMA /* LZMA compression support */
44
45 /*
46 * Serial Console Configuration
47 * STUART - the lower serial port on Colibri board
48 */
49 #define CONFIG_PXA_SERIAL
50 #define CONFIG_FFUART 1
51 #define CONFIG_CONS_INDEX 3
52 #define CONFIG_BAUDRATE 115200
53
54 /*
55 * Bootloader Components Configuration
56 */
57 #include <config_cmd_default.h>
58
59 #undef CONFIG_CMD_NFS
60 #define CONFIG_CMD_ENV
61 #define CONFIG_CMD_MMC
62 #define CONFIG_LCD
63 #define CONFIG_PXA_LCD
64
65 /*
66 * MMC Card Configuration
67 */
68 #ifdef CONFIG_CMD_MMC
69 #define CONFIG_MMC
70 #define CONFIG_GENERIC_MMC
71 #define CONFIG_PXA_MMC_GENERIC
72 #define CONFIG_SYS_MMC_BASE 0xF0000000
73 #define CONFIG_CMD_FAT
74 #define CONFIG_CMD_EXT2
75 #define CONFIG_DOS_PARTITION
76 #endif
77
78 /*
79 * LCD
80 */
81 #ifdef CONFIG_LCD
82 #define CONFIG_ACX517AKN
83 #define CONFIG_VIDEO_LOGO
84 #define CONFIG_CMD_BMP
85 #define CONFIG_SPLASH_SCREEN
86 #define CONFIG_SPLASH_SCREEN_ALIGN
87 #define CONFIG_VIDEO_BMP_GZIP
88 #define CONFIG_VIDEO_BMP_RLE8
89 #define CONFIG_SYS_VIDEO_LOGO_MAX_SIZE (2 << 20)
90 #endif
91
92 /*
93 * KGDB
94 */
95 #ifdef CONFIG_CMD_KGDB
96 #define CONFIG_KGDB_BAUDRATE 230400 /* kgdb serial port speed */
97 #endif
98
99 /*
100 * HUSH Shell Configuration
101 */
102 #define CONFIG_SYS_HUSH_PARSER 1
103
104 #define CONFIG_SYS_LONGHELP
105 #ifdef CONFIG_SYS_HUSH_PARSER
106 #define CONFIG_SYS_PROMPT "$ "
107 #endif
108 #define CONFIG_SYS_CBSIZE 256
109 #define CONFIG_SYS_PBSIZE \
110 (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
111 #define CONFIG_SYS_MAXARGS 16
112 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
113 #define CONFIG_SYS_DEVICE_NULLDEV 1
114
115 /*
116 * Clock Configuration
117 */
118 #define CONFIG_SYS_CPUSPEED 0x161 /* 400MHz;L=1 M=3 T=1 */
119
120 /*
121 * DRAM Map
122 */
123 #define CONFIG_NR_DRAM_BANKS 1 /* 1 bank of DRAM */
124 #define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */
125 #define PHYS_SDRAM_1_SIZE 0x04000000 /* 64 MB */
126
127 #define CONFIG_SYS_DRAM_BASE 0xa0000000 /* CS0 */
128 #define CONFIG_SYS_DRAM_SIZE 0x04000000 /* 64 MB DRAM */
129
130 #define CONFIG_SYS_MEMTEST_START 0xa0400000 /* memtest works on */
131 #define CONFIG_SYS_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */
132
133 #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_DRAM_BASE
134
135 #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
136 #define CONFIG_SYS_INIT_SP_ADDR 0xfffff800
137
138 /*
139 * NOR FLASH
140 */
141 #ifdef CONFIG_CMD_FLASH
142 #define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
143 #define PHYS_FLASH_SIZE 0x01000000 /* 16 MB */
144 #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
145
146 #define CONFIG_SYS_FLASH_CFI
147 #define CONFIG_FLASH_CFI_DRIVER 1
148 #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_32BIT
149
150 #define CONFIG_SYS_MAX_FLASH_BANKS 1
151 #define CONFIG_SYS_MAX_FLASH_SECT 64
152
153 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
154
155 #define CONFIG_SYS_FLASH_ERASE_TOUT 240000
156 #define CONFIG_SYS_FLASH_WRITE_TOUT 240000
157 #define CONFIG_SYS_FLASH_LOCK_TOUT 240000
158 #define CONFIG_SYS_FLASH_UNLOCK_TOUT 240000
159 #define CONFIG_SYS_FLASH_PROTECTION
160
161 #define CONFIG_ENV_IS_IN_FLASH 1
162 #define CONFIG_ENV_SECT_SIZE 0x40000
163 #else
164 #define CONFIG_SYS_NO_FLASH
165 #define CONFIG_ENV_IS_NOWHERE
166 #endif
167
168 #define CONFIG_SYS_MONITOR_BASE 0x0
169 #define CONFIG_SYS_MONITOR_LEN 0x40000
170
171 #define CONFIG_ENV_SIZE 0x4000
172 #define CONFIG_ENV_ADDR 0x40000
173
174 /*
175 * GPIO settings
176 */
177 #define CONFIG_SYS_GAFR0_L_VAL 0x00011004
178 #define CONFIG_SYS_GAFR0_U_VAL 0xa5000008
179 #define CONFIG_SYS_GAFR1_L_VAL 0x60888050
180 #define CONFIG_SYS_GAFR1_U_VAL 0xaaa50aaa
181 #define CONFIG_SYS_GAFR2_L_VAL 0x0aaaaaaa
182 #define CONFIG_SYS_GAFR2_U_VAL 0x00000000
183 #define CONFIG_SYS_GPCR0_VAL 0x0
184 #define CONFIG_SYS_GPCR1_VAL 0x0
185 #define CONFIG_SYS_GPCR2_VAL 0x0
186 #define CONFIG_SYS_GPDR0_VAL 0xcfff8140
187 #define CONFIG_SYS_GPDR1_VAL 0xfcbfbef3
188 #define CONFIG_SYS_GPDR2_VAL 0x0001ffff
189 #define CONFIG_SYS_GPSR0_VAL 0x00010f8f
190 #define CONFIG_SYS_GPSR1_VAL 0x00bf5de5
191 #define CONFIG_SYS_GPSR2_VAL 0x03fe0800
192
193 #define CONFIG_SYS_PSSR_VAL PSSR_RDH
194
195 /* Clock setup:
196 * CKEN[1] - PWM1 ; CKEN[6] - FFUART
197 * CKEN[12] - MMC ; CKEN[16] - LCD
198 */
199 #define CONFIG_SYS_CKEN 0x00011042
200 #define CONFIG_SYS_CCCR 0x00000161
201
202 /*
203 * Memory settings
204 */
205 #define CONFIG_SYS_MSC0_VAL 0x800092c2
206 #define CONFIG_SYS_MSC1_VAL 0x80008000
207 #define CONFIG_SYS_MSC2_VAL 0x80008000
208 #define CONFIG_SYS_MDCNFG_VAL 0x00001ac9
209 #define CONFIG_SYS_MDREFR_VAL 0x00118018
210 #define CONFIG_SYS_MDMRS_VAL 0x00220032
211 #define CONFIG_SYS_FLYCNFG_VAL 0x01fe01fe
212 #define CONFIG_SYS_SXCNFG_VAL 0x00000000
213
214 /*
215 * PCMCIA and CF Interfaces
216 */
217 #define CONFIG_SYS_MECR_VAL 0x00000000
218 #define CONFIG_SYS_MCMEM0_VAL 0x00010504
219 #define CONFIG_SYS_MCMEM1_VAL 0x00010504
220 #define CONFIG_SYS_MCATT0_VAL 0x00010504
221 #define CONFIG_SYS_MCATT1_VAL 0x00010504
222 #define CONFIG_SYS_MCIO0_VAL 0x00010e04
223 #define CONFIG_SYS_MCIO1_VAL 0x00010e04
224
225 #endif /* __CONFIG_H */