]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/taurus.h
Convert CONFIG_SPL_LIBGENERIC_SUPPORT to Kconfig
[people/ms/u-boot.git] / include / configs / taurus.h
1 /*
2 * Common board functions for Siemens TAURUS (AT91SAM9G20) based boards
3 * (C) Copyright 2013 Siemens AG
4 *
5 * Based on:
6 * U-Boot file: include/configs/at91sam9260ek.h
7 *
8 * (C) Copyright 2007-2008
9 * Stelian Pop <stelian@popies.net>
10 * Lead Tech Design <www.leadtechdesign.com>
11 *
12 * SPDX-License-Identifier: GPL-2.0+
13 */
14
15 #ifndef __CONFIG_H
16 #define __CONFIG_H
17
18 /*
19 * SoC must be defined first, before hardware.h is included.
20 * In this case SoC is defined in boards.cfg.
21 */
22 #include <asm/hardware.h>
23 #include <linux/sizes.h>
24
25 #if defined(CONFIG_SPL_BUILD)
26 #define CONFIG_SYS_THUMB_BUILD
27 #define CONFIG_SYS_ICACHE_OFF
28 #define CONFIG_SYS_DCACHE_OFF
29 #endif
30 /*
31 * Warning: changing CONFIG_SYS_TEXT_BASE requires
32 * adapting the initial boot program.
33 * Since the linker has to swallow that define, we must use a pure
34 * hex number here!
35 */
36
37 #define CONFIG_SYS_TEXT_BASE 0x21000000
38
39 /* ARM asynchronous clock */
40 #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */
41 #define CONFIG_SYS_AT91_MAIN_CLOCK 18432000 /* main clock xtal */
42
43 /* Misc CPU related */
44 #define CONFIG_ARCH_CPU_INIT
45 #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
46 #define CONFIG_SETUP_MEMORY_TAGS
47 #define CONFIG_INITRD_TAG
48 #define CONFIG_SKIP_LOWLEVEL_INIT_ONLY
49 #define CONFIG_BOARD_EARLY_INIT_F
50 #define CONFIG_DISPLAY_CPUINFO
51
52 /* general purpose I/O */
53 #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
54 #define CONFIG_AT91_GPIO
55 #define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */
56
57 /* serial console */
58 #define CONFIG_ATMEL_USART
59 #define CONFIG_USART_BASE ATMEL_BASE_DBGU
60 #define CONFIG_USART_ID ATMEL_ID_SYS
61 #define CONFIG_BAUDRATE 115200
62
63
64 /*
65 * Command line configuration.
66 */
67 #define CONFIG_CMD_NAND
68
69 /*
70 * SDRAM: 1 bank, min 32, max 128 MB
71 * Initialized before u-boot gets started.
72 */
73 #define CONFIG_NR_DRAM_BANKS 1
74 #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
75 #define CONFIG_SYS_SDRAM_SIZE (128 * SZ_1M)
76
77 /*
78 * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
79 * leaving the correct space for initial global data structure above
80 * that address while providing maximum stack area below.
81 */
82 #define CONFIG_SYS_INIT_SP_ADDR \
83 (ATMEL_BASE_SRAM1 + 0x1000 - GENERATED_GBL_DATA_SIZE)
84
85 /* NAND flash */
86 #ifdef CONFIG_CMD_NAND
87 #define CONFIG_NAND_ATMEL
88 #define CONFIG_SYS_MAX_NAND_DEVICE 1
89 #define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
90 #define CONFIG_SYS_NAND_DBW_8
91 #define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
92 #define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
93 #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14
94 #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC13
95 #endif
96
97 /* NOR flash - no real flash on this board */
98 #define CONFIG_SYS_NO_FLASH 1
99
100 /* Ethernet */
101 #define CONFIG_MACB
102 #define CONFIG_PHYLIB
103 #define CONFIG_RMII
104 #define CONFIG_AT91_WANTS_COMMON_PHY
105
106 #define CONFIG_AT91SAM9_WATCHDOG
107 #define CONFIG_AT91_HW_WDT_TIMEOUT 15
108 #if !defined(CONFIG_SPL_BUILD)
109 /* Enable the watchdog */
110 #define CONFIG_HW_WATCHDOG
111 #endif
112
113 /* USB */
114 #if defined(CONFIG_BOARD_TAURUS)
115 #define CONFIG_USB_ATMEL
116 #define CONFIG_USB_ATMEL_CLK_SEL_PLLB
117 #define CONFIG_USB_OHCI_NEW
118 #define CONFIG_SYS_USB_OHCI_CPU_INIT
119 #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00500000
120 #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9260"
121 #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
122
123 /* USB DFU support */
124 #define CONFIG_CMD_MTDPARTS
125 #define CONFIG_MTD_DEVICE
126 #define CONFIG_MTD_PARTITIONS
127
128 #define CONFIG_USB_GADGET_AT91
129
130 /* DFU class support */
131 #define CONFIG_USB_FUNCTION_DFU
132 #define CONFIG_DFU_NAND
133 #define CONFIG_SYS_DFU_DATA_BUF_SIZE (SZ_1M)
134 #define DFU_MANIFEST_POLL_TIMEOUT 25000
135 #endif
136
137 /* SPI EEPROM */
138 #define CONFIG_SPI
139 #define CONFIG_ATMEL_SPI
140 #define TAURUS_SPI_MASK (1 << 4)
141 #define TAURUS_SPI_CS_PIN AT91_PIN_PA3
142
143 #if defined(CONFIG_SPL_BUILD)
144 /* SPL related */
145 #undef CONFIG_SPL_OS_BOOT /* Not supported by existing map */
146 #define CONFIG_SPL_SPI_SUPPORT
147 #define CONFIG_SPL_SPI_FLASH_SUPPORT
148 #define CONFIG_SPL_SPI_LOAD
149 #define CONFIG_SYS_SPI_U_BOOT_OFFS 0x20000
150
151 #define CONFIG_SF_DEFAULT_BUS 0
152 #define CONFIG_SF_DEFAULT_SPEED 1000000
153 #define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
154 #endif
155
156 /* load address */
157 #define CONFIG_SYS_LOAD_ADDR 0x22000000
158
159 /* bootstrap in spi flash , u-boot + env + linux in nandflash */
160 #define CONFIG_ENV_IS_IN_NAND
161 #define CONFIG_ENV_OFFSET 0x100000
162 #define CONFIG_ENV_OFFSET_REDUND 0x180000
163 #define CONFIG_ENV_SIZE (SZ_128K) /* 1 sector = 128 kB */
164 #define CONFIG_BOOTCOMMAND "nand read 0x22000000 0x200000 0x300000; bootm"
165
166 #if defined(CONFIG_BOARD_TAURUS)
167 #define CONFIG_BOOTARGS_TAURUS \
168 "console=ttyS0,115200 earlyprintk " \
169 "mtdparts=atmel_nand:256k(bootstrap)ro,512k(uboot)ro," \
170 "256k(env),256k(env_redundant),256k(spare)," \
171 "512k(dtb),6M(kernel)ro,-(rootfs) " \
172 "root=/dev/mtdblock7 rw rootfstype=jffs2"
173 #endif
174
175 #if defined(CONFIG_BOARD_AXM)
176 #define CONFIG_BOOTARGS_AXM \
177 "\0" \
178 "addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:" \
179 "${gatewayip}:${netmask}:${hostname}:${netdev}::off\0" \
180 "addtest=setenv bootargs ${bootargs} loglevel=4 test\0" \
181 "baudrate=115200\0" \
182 "boot_file=setenv bootfile /${project_dir}/kernel/uImage\0" \
183 "boot_retries=0\0" \
184 "bootcmd=run flash_self\0" \
185 "bootdelay=3\0" \
186 "ethact=macb0\0" \
187 "flash_nfs=run nand_kernel;run nfsargs;run addip;upgrade_available;"\
188 "bootm ${kernel_ram};reset\0" \
189 "flash_self=run nand_kernel;run setbootargs;upgrade_available;" \
190 "bootm ${kernel_ram};reset\0" \
191 "flash_self_test=run nand_kernel;run setbootargs addtest; " \
192 "upgrade_available;bootm ${kernel_ram};reset\0" \
193 "hostname=systemone\0" \
194 "kernel_Off=0x00200000\0" \
195 "kernel_Off_fallback=0x03800000\0" \
196 "kernel_ram=0x21500000\0" \
197 "kernel_size=0x00400000\0" \
198 "kernel_size_fallback=0x00400000\0" \
199 "loads_echo=1\0" \
200 "nand_kernel=nand read.e ${kernel_ram} ${kernel_Off} " \
201 "${kernel_size}\0" \
202 "net_nfs=run boot_file;tftp ${kernel_ram} ${bootfile};" \
203 "run nfsargs;run addip;upgrade_available;bootm " \
204 "${kernel_ram};reset\0" \
205 "netdev=eth0\0" \
206 "nfsargs=run root_path;setenv bootargs ${bootargs} " \
207 "root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
208 "at91sam9_wdt.wdt_timeout=16\0" \
209 "partitionset_active=A\0" \
210 "preboot=echo;echo Type 'run flash_self' to use kernel and root "\
211 "filesystem on memory;echo Type 'run flash_nfs' to use kernel " \
212 "from memory and root filesystem over NFS;echo Type 'run net_nfs' "\
213 "to get Kernel over TFTP and mount root filesystem over NFS;echo\0"\
214 "project_dir=systemone\0" \
215 "root_path=setenv rootpath /home/projects/${project_dir}/rootfs\0"\
216 "rootfs=/dev/mtdblock5\0" \
217 "rootfs_fallback=/dev/mtdblock7\0" \
218 "setbootargs=setenv bootargs ${bootargs} console=ttyMTD,mtdoops "\
219 "root=${rootfs} rootfstype=jffs2 panic=7 " \
220 "at91sam9_wdt.wdt_timeout=16\0" \
221 "stderr=serial\0" \
222 "stdin=serial\0" \
223 "stdout=serial\0" \
224 "upgrade_available=0\0"
225 #endif
226
227 #if defined(CONFIG_BOARD_TAURUS)
228 #define CONFIG_BOOTARGS CONFIG_BOOTARGS_TAURUS
229 #endif
230
231 #if defined(CONFIG_BOARD_AXM)
232 #define CONFIG_BOOTARGS CONFIG_BOOTARGS_AXM
233 #endif
234
235 #define CONFIG_SYS_CBSIZE 256
236 #define CONFIG_SYS_MAXARGS 16
237 #define CONFIG_SYS_PBSIZE \
238 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
239 #define CONFIG_SYS_LONGHELP
240 #define CONFIG_CMDLINE_EDITING
241 #define CONFIG_AUTO_COMPLETE
242
243 /*
244 * Size of malloc() pool
245 */
246 #define CONFIG_SYS_MALLOC_LEN \
247 ROUND(3 * CONFIG_ENV_SIZE + SZ_4M, 0x1000)
248
249 /* Defines for SPL */
250 #define CONFIG_SPL_FRAMEWORK
251 #define CONFIG_SPL_TEXT_BASE 0x0
252 #define CONFIG_SPL_MAX_SIZE (31 * SZ_512)
253 #define CONFIG_SPL_STACK (ATMEL_BASE_SRAM1 + SZ_16K)
254 #define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SYS_TEXT_BASE - \
255 CONFIG_SYS_MALLOC_LEN)
256 #define CONFIG_SYS_SPL_MALLOC_SIZE CONFIG_SYS_MALLOC_LEN
257
258 #define CONFIG_SPL_BSS_START_ADDR CONFIG_SPL_MAX_SIZE
259 #define CONFIG_SPL_BSS_MAX_SIZE (3 * SZ_512)
260
261 #define CONFIG_SPL_SERIAL_SUPPORT
262
263 #define CONFIG_SPL_BOARD_INIT
264 #define CONFIG_SYS_NAND_ENABLE_PIN_SPL (2*32 + 14)
265 #define CONFIG_SPL_NAND_SUPPORT
266 #define CONFIG_SYS_USE_NANDFLASH 1
267 #define CONFIG_SPL_NAND_DRIVERS
268 #define CONFIG_SPL_NAND_BASE
269 #define CONFIG_SPL_NAND_ECC
270 #define CONFIG_SPL_NAND_RAW_ONLY
271 #define CONFIG_SPL_NAND_SOFTECC
272 #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x20000
273 #define CONFIG_SYS_NAND_U_BOOT_SIZE SZ_512K
274 #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
275 #define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
276 #define CONFIG_SYS_NAND_5_ADDR_CYCLE
277
278 #define CONFIG_SYS_NAND_SIZE (256 * SZ_1M)
279 #define CONFIG_SYS_NAND_PAGE_SIZE SZ_2K
280 #define CONFIG_SYS_NAND_BLOCK_SIZE (SZ_128K)
281 #define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / \
282 CONFIG_SYS_NAND_PAGE_SIZE)
283 #define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
284 #define CONFIG_SYS_NAND_ECCSIZE 256
285 #define CONFIG_SYS_NAND_ECCBYTES 3
286 #define CONFIG_SYS_NAND_OOBSIZE 64
287 #define CONFIG_SYS_NAND_ECCPOS { 40, 41, 42, 43, 44, 45, 46, 47, \
288 48, 49, 50, 51, 52, 53, 54, 55, \
289 56, 57, 58, 59, 60, 61, 62, 63, }
290
291 #define CONFIG_SPL_ATMEL_SIZE
292 #define CONFIG_SYS_MASTER_CLOCK 132096000
293 #define AT91_PLL_LOCK_TIMEOUT 1000000
294 #define CONFIG_SYS_AT91_PLLA 0x202A3F01
295 #define CONFIG_SYS_MCKR 0x1300
296 #define CONFIG_SYS_MCKR_CSS (0x02 | CONFIG_SYS_MCKR)
297 #define CONFIG_SYS_AT91_PLLB 0x10193F05
298
299 #endif