]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/tbs2910.h
cf4134f295c38c7b2f8b8edb4403321c3bdbaa6b
[people/ms/u-boot.git] / include / configs / tbs2910.h
1 /*
2 * Copyright (C) 2014 Soeren Moch <smoch@web.de>
3 *
4 * Configuration settings for the TBS2910 MatrixARM board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9 #ifndef __TBS2910_CONFIG_H
10 #define __TBS2910_CONFIG_H
11
12 #include "mx6_common.h"
13
14 /* General configuration */
15 #define CONFIG_SYS_THUMB_BUILD
16
17 #define CONFIG_MACH_TYPE 3980
18
19 #define CONFIG_BOARD_EARLY_INIT_F
20
21 #define CONFIG_SYS_HZ 1000
22
23 #define CONFIG_IMX_THERMAL
24
25 /* Physical Memory Map */
26 #define CONFIG_NR_DRAM_BANKS 1
27 #define CONFIG_SYS_SDRAM_BASE MMDC0_ARB_BASE_ADDR
28
29 #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
30 #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
31 #define CONFIG_SYS_INIT_SP_OFFSET \
32 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
33 #define CONFIG_SYS_INIT_SP_ADDR \
34 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
35
36 #define CONFIG_SYS_MALLOC_LEN (128 * 1024 * 1024)
37
38 #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
39 #define CONFIG_SYS_MEMTEST_END \
40 (CONFIG_SYS_MEMTEST_START + 500 * 1024 * 1024)
41
42 #define CONFIG_SYS_BOOTMAPSZ 0x10000000
43
44 /* Serial console */
45 #define CONFIG_MXC_UART
46 #define CONFIG_MXC_UART_BASE UART1_BASE /* select UART1/UART2 */
47 #define CONFIG_BAUDRATE 115200
48
49 #define CONFIG_CONS_INDEX 1
50
51 /* *** Command definition *** */
52 #define CONFIG_CMD_BMODE
53 #define CONFIG_CMD_PART
54
55 /* Filesystems / image support */
56 #define CONFIG_EFI_PARTITION
57 #define CONFIG_PARTITION_UUIDS
58
59 /* MMC */
60 #define CONFIG_SYS_FSL_USDHC_NUM 3
61 #define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
62 #define CONFIG_SUPPORT_EMMC_BOOT
63
64 /* Ethernet */
65 #define CONFIG_FEC_MXC
66 #define CONFIG_FEC_MXC
67 #define CONFIG_MII
68 #define IMX_FEC_BASE ENET_BASE_ADDR
69 #define CONFIG_FEC_XCV_TYPE RGMII
70 #define CONFIG_ETHPRIME "FEC"
71 #define CONFIG_FEC_MXC_PHYADDR 4
72 #define CONFIG_PHYLIB
73 #define CONFIG_PHY_ATHEROS
74
75 /* Framebuffer */
76 #ifdef CONFIG_VIDEO
77 #define CONFIG_VIDEO_IPUV3
78 #define CONFIG_IPUV3_CLK 260000000
79 #define CONFIG_VIDEO_SW_CURSOR
80 #define CONFIG_VIDEO_BMP_RLE8
81 #define CONFIG_IMX_HDMI
82 #define CONFIG_IMX_VIDEO_SKIP
83 #define CONFIG_CMD_HDMIDETECT
84 #endif
85
86 /* PCI */
87 #define CONFIG_CMD_PCI
88 #ifdef CONFIG_CMD_PCI
89 #define CONFIG_PCI
90 #define CONFIG_PCI_PNP
91 #define CONFIG_PCI_SCAN_SHOW
92 #define CONFIG_PCIE_IMX
93 #define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
94 #endif
95
96 /* SATA */
97 #define CONFIG_CMD_SATA
98 #ifdef CONFIG_CMD_SATA
99 #define CONFIG_DWC_AHSATA
100 #define CONFIG_SYS_SATA_MAX_DEVICE 1
101 #define CONFIG_DWC_AHSATA_PORT_ID 0
102 #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
103 #define CONFIG_LBA48
104 #define CONFIG_LIBATA
105 #endif
106
107 /* USB */
108 #ifdef CONFIG_CMD_USB
109 #define CONFIG_USB_EHCI
110 #define CONFIG_USB_EHCI_MX6
111 #define CONFIG_USB_MAX_CONTROLLER_COUNT 2
112 #define CONFIG_EHCI_HCD_INIT_AFTER_RESET
113 #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
114 #ifdef CONFIG_CMD_USB_MASS_STORAGE
115 #define CONFIG_USBD_HS
116 #define CONFIG_USB_FUNCTION_MASS_STORAGE
117 #endif /* CONFIG_CMD_USB_MASS_STORAGE */
118 #define CONFIG_USB_KEYBOARD
119 #ifdef CONFIG_USB_KEYBOARD
120 #define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
121 #define CONFIG_SYS_STDIO_DEREGISTER
122 #define CONFIG_PREBOOT \
123 "usb start; " \
124 "if hdmidet; then " \
125 "run set_con_hdmi; " \
126 "else " \
127 "run set_con_serial; " \
128 "fi;"
129 #endif /* CONFIG_USB_KEYBOARD */
130 #endif /* CONFIG_CMD_USB */
131
132 /* RTC */
133 #define CONFIG_CMD_DATE
134 #ifdef CONFIG_CMD_DATE
135 #define CONFIG_RTC_DS1307
136 #define CONFIG_SYS_RTC_BUS_NUM 2
137 #endif
138
139 /* I2C */
140 #ifdef CONFIG_CMD_I2C
141 #define CONFIG_SYS_I2C
142 #define CONFIG_SYS_I2C_MXC
143 #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
144 #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
145 #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
146 #define CONFIG_SYS_I2C_SPEED 100000
147 #define CONFIG_I2C_EDID
148 #endif
149
150 /* Environment organization */
151 #define CONFIG_ENV_IS_IN_MMC
152 #define CONFIG_SYS_MMC_ENV_DEV 2 /* overwritten on SD boot */
153 #define CONFIG_SYS_MMC_ENV_PART 1 /* overwritten on SD boot */
154 #define CONFIG_ENV_SIZE (8 * 1024)
155 #define CONFIG_ENV_OFFSET (384 * 1024)
156 #define CONFIG_ENV_OVERWRITE
157
158 #define CONFIG_EXTRA_ENV_SETTINGS \
159 "bootargs_mmc1=console=ttymxc0,115200 di0_primary console=tty1\0" \
160 "bootargs_mmc2=video=mxcfb0:dev=hdmi,1920x1080M@60 " \
161 "video=mxcfb1:off video=mxcfb2:off fbmem=28M\0" \
162 "bootargs_mmc3=root=/dev/mmcblk0p1 rootwait consoleblank=0 quiet\0" \
163 "bootargs_mmc=setenv bootargs ${bootargs_mmc1} ${bootargs_mmc2} " \
164 "${bootargs_mmc3}\0" \
165 "bootargs_upd=setenv bootargs console=ttymxc0,115200 " \
166 "rdinit=/sbin/init enable_wait_mode=off\0" \
167 "bootcmd_mmc=run bootargs_mmc; mmc dev 2; " \
168 "mmc read 0x10800000 0x800 0x4000; bootm 0x10800000\0" \
169 "bootcmd_up1=load mmc 1 0x10800000 uImage\0" \
170 "bootcmd_up2=load mmc 1 0x10d00000 uramdisk.img; " \
171 "run bootargs_upd; " \
172 "bootm 0x10800000 0x10d00000\0" \
173 "console=ttymxc0\0" \
174 "fan=gpio set 92\0" \
175 "set_con_serial=setenv stdout serial; " \
176 "setenv stderr serial;\0" \
177 "set_con_hdmi=setenv stdout serial,vga; " \
178 "setenv stderr serial,vga;\0" \
179 "stderr=serial,vga;\0" \
180 "stdin=serial,usbkbd;\0" \
181 "stdout=serial,vga;\0"
182
183 #define CONFIG_BOOTCOMMAND \
184 "mmc rescan; " \
185 "if run bootcmd_up1; then " \
186 "run bootcmd_up2; " \
187 "else " \
188 "run bootcmd_mmc; " \
189 "fi"
190
191 #endif /* __TBS2910_CONFIG_H * */