]> git.ipfire.org Git - people/ms/u-boot.git/blob - include/configs/xpedite537x.h
projects / people / ms / u-boot.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
blame | history | raw | HEAD
drivers/pci/Kconfig: Add PCI
[people/ms/u-boot.git] / include / configs / xpedite537x.h
1 /*
2 * Copyright 2008 Extreme Engineering Solutions, Inc.
3 * Copyright 2007-2008 Freescale Semiconductor, Inc.
4 *
5 * SPDX-License-Identifier: GPL-2.0+
6 */
7
8 /*
9 * xpedite537x board configuration file
10 */
11 #ifndef __CONFIG_H
12 #define __CONFIG_H
13
14 /*
15 * High Level Configuration Options
16 */
17 #define CONFIG_BOOKE 1 /* BOOKE */
18 #define CONFIG_E500 1 /* BOOKE e500 family */
19 #define CONFIG_MPC8572 1
20 #define CONFIG_XPEDITE5370 1
21 #define CONFIG_SYS_BOARD_NAME "XPedite5370"
22 #define CONFIG_SYS_FORM_3U_VPX 1
23 #define CONFIG_BOARD_EARLY_INIT_R /* Call board_pre_init */
24
25 #ifndef CONFIG_SYS_TEXT_BASE
26 #define CONFIG_SYS_TEXT_BASE 0xfff80000
27 #endif
28
29 #define CONFIG_PCI_PNP 1 /* do pci plug-and-play */
30 #define CONFIG_PCI_SCAN_SHOW 1 /* show pci devices on startup */
31 #define CONFIG_PCIE1 1 /* PCIE controller 1 */
32 #define CONFIG_PCIE2 1 /* PCIE controller 2 */
33 #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
34 #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
35 #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
36 #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */
37 #define CONFIG_FSL_LAW 1 /* Use common FSL init code */
38 #define CONFIG_FSL_ELBC 1
39
40 /*
41 * Multicore config
42 */
43 #define CONFIG_MP
44 #define CONFIG_BPTR_VIRT_ADDR 0xee000000 /* virt boot page address */
45 #define CONFIG_MPC8xxx_DISABLE_BPTR /* Don't leave BPTR enabled */
46
47 /*
48 * DDR config
49 */
50 #define CONFIG_SYS_FSL_DDR2
51 #undef CONFIG_FSL_DDR_INTERACTIVE
52 #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */
53 #define CONFIG_DDR_SPD
54 #define CONFIG_MEM_INIT_VALUE 0xdeadbeef
55 #define SPD_EEPROM_ADDRESS1 0x54 /* Both channels use the */
56 #define SPD_EEPROM_ADDRESS2 0x54 /* same SPD data */
57 #define SPD_EEPROM_OFFSET 0x200 /* OFFSET of SPD in EEPROM */
58 #define CONFIG_NUM_DDR_CONTROLLERS 2
59 #define CONFIG_DIMM_SLOTS_PER_CTLR 1
60 #define CONFIG_CHIP_SELECTS_PER_CTRL 1
61 #define CONFIG_DDR_ECC
62 #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
63 #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/
64 #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
65 #define CONFIG_VERY_BIG_RAM
66
67 #ifndef __ASSEMBLY__
68 extern unsigned long get_board_sys_clk(unsigned long dummy);
69 extern unsigned long get_board_ddr_clk(unsigned long dummy);
70 #endif
71
72 #define CONFIG_SYS_CLK_FREQ get_board_sys_clk(0) /* sysclk for MPC85xx */
73 #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk(0) /* ddrclk for MPC85xx */
74
75 /*
76 * These can be toggled for performance analysis, otherwise use default.
77 */
78 #define CONFIG_L2_CACHE /* toggle L2 cache */
79 #define CONFIG_BTB /* toggle branch predition */
80 #define CONFIG_ENABLE_36BIT_PHYS 1
81
82 #define CONFIG_SYS_CCSRBAR 0xef000000
83 #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
84
85 /*
86 * Diagnostics
87 */
88 #define CONFIG_SYS_ALT_MEMTEST
89 #define CONFIG_SYS_MEMTEST_START 0x10000000
90 #define CONFIG_SYS_MEMTEST_END 0x20000000
91 #define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
92 CONFIG_SYS_POST_I2C)
93 #define I2C_ADDR_LIST {CONFIG_SYS_I2C_DS1621_ADDR, \
94 CONFIG_SYS_I2C_DS4510_ADDR, \
95 CONFIG_SYS_I2C_EEPROM_ADDR, \
96 CONFIG_SYS_I2C_LM90_ADDR, \
97 CONFIG_SYS_I2C_PCA953X_ADDR0, \
98 CONFIG_SYS_I2C_PCA953X_ADDR1, \
99 CONFIG_SYS_I2C_PCA953X_ADDR2, \
100 CONFIG_SYS_I2C_PCA953X_ADDR3, \
101 CONFIG_SYS_I2C_PEX8518_ADDR, \
102 CONFIG_SYS_I2C_RTC_ADDR}
103 /* The XPedite5370 can host an XMC which has an EEPROM at address 0x50 */
104 #define I2C_ADDR_IGNORE_LIST {0x50}
105
106 /*
107 * Memory map
108 * 0x0000_0000 0x7fff_ffff DDR 2G Cacheable
109 * 0x8000_0000 0xbfff_ffff PCIe1 Mem 1G non-cacheable
110 * 0xc000_0000 0xcfff_ffff PCIe2 Mem 256M non-cacheable
111 * 0xe000_0000 0xe7ff_ffff SRAM/SSRAM/L1 Cache 128M non-cacheable
112 * 0xe800_0000 0xe87f_ffff PCIe1 IO 8M non-cacheable
113 * 0xe880_0000 0xe8ff_ffff PCIe2 IO 8M non-cacheable
114 * 0xee00_0000 0xee00_ffff Boot page translation 4K non-cacheable
115 * 0xef00_0000 0xef0f_ffff CCSR/IMMR 1M non-cacheable
116 * 0xef80_0000 0xef8f_ffff NAND Flash 1M non-cacheable
117 * 0xf000_0000 0xf7ff_ffff NOR Flash 2 128M non-cacheable
118 * 0xf800_0000 0xffff_ffff NOR Flash 1 128M non-cacheable
119 */
120
121 #define CONFIG_SYS_LBC_LCRR (LCRR_CLKDIV_8 | LCRR_EADC_3)
122
123 /*
124 * NAND flash configuration
125 */
126 #define CONFIG_SYS_NAND_BASE 0xef800000
127 #define CONFIG_SYS_NAND_BASE2 0xef840000 /* Unused at this time */
128 #define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE, \
129 CONFIG_SYS_NAND_BASE2}
130 #define CONFIG_SYS_MAX_NAND_DEVICE 2
131 #define CONFIG_NAND_FSL_ELBC
132
133 /*
134 * NOR flash configuration
135 */
136 #define CONFIG_SYS_FLASH_BASE 0xf8000000
137 #define CONFIG_SYS_FLASH_BASE2 0xf0000000
138 #define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE2}
139 #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
140 #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
141 #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
142 #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
143 #define CONFIG_FLASH_CFI_DRIVER
144 #define CONFIG_SYS_FLASH_CFI
145 #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
146 #define CONFIG_SYS_FLASH_AUTOPROTECT_LIST { {0xfff40000, 0xc0000}, \
147 {0xf7f40000, 0xc0000} }
148 #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
149
150 /*
151 * Chip select configuration
152 */
153 /* NOR Flash 0 on CS0 */
154 #define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE | \
155 BR_PS_16 | \
156 BR_V)
157 #define CONFIG_SYS_OR0_PRELIM (OR_AM_128MB | \
158 OR_GPCM_CSNT | \
159 OR_GPCM_XACS | \
160 OR_GPCM_ACS_DIV2 | \
161 OR_GPCM_SCY_8 | \
162 OR_GPCM_TRLX | \
163 OR_GPCM_EHTR | \
164 OR_GPCM_EAD)
165
166 /* NOR Flash 1 on CS1 */
167 #define CONFIG_SYS_BR1_PRELIM (CONFIG_SYS_FLASH_BASE2 | \
168 BR_PS_16 | \
169 BR_V)
170 #define CONFIG_SYS_OR1_PRELIM CONFIG_SYS_OR0_PRELIM
171
172 /* NAND flash on CS2 */
173 #define CONFIG_SYS_BR2_PRELIM (CONFIG_SYS_NAND_BASE | \
174 (2<<BR_DECC_SHIFT) | \
175 BR_PS_8 | \
176 BR_MS_FCM | \
177 BR_V)
178
179 /* NAND flash on CS2 */
180 #define CONFIG_SYS_OR2_PRELIM (OR_AM_256KB | \
181 OR_FCM_PGS | \
182 OR_FCM_CSCT | \
183 OR_FCM_CST | \
184 OR_FCM_CHT | \
185 OR_FCM_SCY_1 | \
186 OR_FCM_TRLX | \
187 OR_FCM_EHTR)
188
189 /* NAND flash on CS3 */
190 #define CONFIG_SYS_BR3_PRELIM (CONFIG_SYS_NAND_BASE2 | \
191 (2<<BR_DECC_SHIFT) | \
192 BR_PS_8 | \
193 BR_MS_FCM | \
194 BR_V)
195 #define CONFIG_SYS_OR3_PRELIM CONFIG_SYS_OR2_PRELIM
196
197 /*
198 * Use L1 as initial stack
199 */
200 #define CONFIG_SYS_INIT_RAM_LOCK 1
201 #define CONFIG_SYS_INIT_RAM_ADDR 0xe0000000
202 #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000
203
204 #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
205 #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
206
207 #define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 KB for Mon */
208 #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */
209
210 /*
211 * Serial Port
212 */
213 #define CONFIG_CONS_INDEX 1
214 #define CONFIG_SYS_NS16550_SERIAL
215 #define CONFIG_SYS_NS16550_REG_SIZE 1
216 #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
217 #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
218 #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
219 #define CONFIG_SYS_BAUDRATE_TABLE \
220 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200}
221 #define CONFIG_BAUDRATE 115200
222 #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
223 #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
224
225 /*
226 * I2C
227 */
228 #define CONFIG_SYS_I2C
229 #define CONFIG_SYS_I2C_FSL
230 #define CONFIG_SYS_FSL_I2C_SPEED 400000
231 #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
232 #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
233 #define CONFIG_SYS_FSL_I2C2_SPEED 400000
234 #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
235 #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
236 #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} }
237
238 /* PEX8518 slave I2C interface */
239 #define CONFIG_SYS_I2C_PEX8518_ADDR 0x70
240
241 /* I2C DS1631 temperature sensor */
242 #define CONFIG_SYS_I2C_DS1621_ADDR 0x48
243 #define CONFIG_DTT_DS1621
244 #define CONFIG_DTT_SENSORS { 0 }
245 #define CONFIG_SYS_I2C_LM90_ADDR 0x4c
246
247 /* I2C EEPROM - AT24C128B */
248 #define CONFIG_SYS_I2C_EEPROM_ADDR 0x54
249 #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
250 #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6 /* 64 byte pages */
251 #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* take up to 10 msec */
252
253 /* I2C RTC */
254 #define CONFIG_RTC_M41T11 1
255 #define CONFIG_SYS_I2C_RTC_ADDR 0x68
256 #define CONFIG_SYS_M41T11_BASE_YEAR 2000
257
258 /* GPIO/EEPROM/SRAM */
259 #define CONFIG_DS4510
260 #define CONFIG_SYS_I2C_DS4510_ADDR 0x51
261
262 /* GPIO */
263 #define CONFIG_PCA953X
264 #define CONFIG_SYS_I2C_PCA953X_ADDR0 0x18
265 #define CONFIG_SYS_I2C_PCA953X_ADDR1 0x1c
266 #define CONFIG_SYS_I2C_PCA953X_ADDR2 0x1e
267 #define CONFIG_SYS_I2C_PCA953X_ADDR3 0x1f
268 #define CONFIG_SYS_I2C_PCA953X_ADDR CONFIG_SYS_I2C_PCA953X_ADDR0
269
270 /*
271 * PU = pulled high, PD = pulled low
272 * I = input, O = output, IO = input/output
273 */
274 /* PCA9557 @ 0x18*/
275 #define CONFIG_SYS_PCA953X_C0_SER0_EN 0x01 /* PU; UART0 enable (1: enabled) */
276 #define CONFIG_SYS_PCA953X_C0_SER0_MODE 0x02 /* PU; UART0 serial mode select */
277 #define CONFIG_SYS_PCA953X_C0_SER1_EN 0x04 /* PU; UART1 enable (1: enabled) */
278 #define CONFIG_SYS_PCA953X_C0_SER1_MODE 0x08 /* PU; UART1 serial mode select */
279 #define CONFIG_SYS_PCA953X_C0_FLASH_PASS_CS 0x10 /* PU; Boot flash CS select */
280 #define CONFIG_SYS_PCA953X_NVM_WP 0x20 /* PU; Set to 0 to enable NVM writing */
281 #define CONFIG_SYS_PCA953X_C0_VCORE_VID2 0x40 /* VID2 of ISL6262 */
282 #define CONFIG_SYS_PCA953X_C0_VCORE_VID3 0x80 /* VID3 of ISL6262 */
283
284 /* PCA9557 @ 0x1c*/
285 #define CONFIG_SYS_PCA953X_XMC0_ROOT0 0x01 /* PU; Low if XMC is RC */
286 #define CONFIG_SYS_PCA953X_XMC0_MVMR0 0x02 /* XMC EEPROM write protect */
287 #define CONFIG_SYS_PCA953X_XMC0_WAKE 0x04 /* PU; XMC wake */
288 #define CONFIG_SYS_PCA953X_XMC0_BIST 0x08 /* PU; XMC built in self test */
289 #define CONFIG_SYS_PCA953X_XMC_PRESENT 0x10 /* PU; Low if XMC module installed */
290 #define CONFIG_SYS_PCA953X_PMC_PRESENT 0x20 /* PU; Low if PMC module installed */
291 #define CONFIG_SYS_PCA953X_PMC0_MONARCH 0x40 /* PMC monarch mode enable */
292 #define CONFIG_SYS_PCA953X_PMC0_EREADY 0x80 /* PU; PMC PCI eready */
293
294 /* PCA9557 @ 0x1e*/
295 #define CONFIG_SYS_PCA953X_P0_GA0 0x01 /* PU; VPX Geographical address */
296 #define CONFIG_SYS_PCA953X_P0_GA1 0x02 /* PU; VPX Geographical address */
297 #define CONFIG_SYS_PCA953X_P0_GA2 0x04 /* PU; VPX Geographical address */
298 #define CONFIG_SYS_PCA953X_P0_GA3 0x08 /* PU; VPX Geographical address */
299 #define CONFIG_SYS_PCA953X_P0_GA4 0x10 /* PU; VPX Geographical address */
300 #define CONFIG_SYS_PCA953X_P0_GAP 0x20 /* PU; tied to VPX P0.GAP */
301 #define CONFIG_SYS_PCA953X_P1_SYSEN 0x80 /* PU; Pulled high; tied to VPX P1.SYSCON */
302
303 /* PCA9557 @ 0x1f */
304 #define CONFIG_SYS_PCA953X_GPIO_VPX0 0x01 /* PU */
305 #define CONFIG_SYS_PCA953X_GPIO_VPX1 0x02 /* PU */
306 #define CONFIG_SYS_PCA953X_GPIO_VPX2 0x04 /* PU */
307 #define CONFIG_SYS_PCA953X_GPIO_VPX3 0x08 /* PU */
308 #define CONFIG_SYS_PCA953X_VPX_FRU_WRCTL 0x10 /* PD; I2C master source for FRU SEEPROM */
309
310 /*
311 * General PCI
312 * Memory space is mapped 1-1, but I/O space must start from 0.
313 */
314 /* PCIE1 - VPX P1 */
315 #define CONFIG_SYS_PCIE1_MEM_BUS 0x80000000
316 #define CONFIG_SYS_PCIE1_MEM_PHYS CONFIG_SYS_PCIE1_MEM_BUS
317 #define CONFIG_SYS_PCIE1_MEM_SIZE 0x40000000 /* 1G */
318 #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
319 #define CONFIG_SYS_PCIE1_IO_PHYS 0xe8000000
320 #define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 /* 8M */
321
322 /* PCIE2 - PEX8518 */
323 #define CONFIG_SYS_PCIE2_MEM_BUS 0xc0000000
324 #define CONFIG_SYS_PCIE2_MEM_PHYS CONFIG_SYS_PCIE2_MEM_BUS
325 #define CONFIG_SYS_PCIE2_MEM_SIZE 0x10000000 /* 256M */
326 #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
327 #define CONFIG_SYS_PCIE2_IO_PHYS 0xe8800000
328 #define CONFIG_SYS_PCIE2_IO_SIZE 0x00800000 /* 8M */
329
330 /*
331 * Networking options
332 */
333 #define CONFIG_TSEC_ENET /* tsec ethernet support */
334 #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
335 #define CONFIG_TSEC_TBI
336 #define CONFIG_MII 1 /* MII PHY management */
337 #define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */
338 #define CONFIG_ETHPRIME "eTSEC2"
339
340 /*
341 * In-band SGMII auto-negotiation between TBI and BCM5482S PHY fails, force
342 * 1000mbps SGMII link
343 */
344 #define CONFIG_TSEC_TBICR_SETTINGS ( \
345 TBICR_PHY_RESET \
346 | TBICR_FULL_DUPLEX \
347 | TBICR_SPEED1_SET \
348 )
349
350 #define CONFIG_TSEC1 1
351 #define CONFIG_TSEC1_NAME "eTSEC1"
352 #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
353 #define TSEC1_PHY_ADDR 1
354 #define TSEC1_PHYIDX 0
355 #define CONFIG_HAS_ETH0
356
357 #define CONFIG_TSEC2 1
358 #define CONFIG_TSEC2_NAME "eTSEC2"
359 #define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
360 #define TSEC2_PHY_ADDR 2
361 #define TSEC2_PHYIDX 0
362 #define CONFIG_HAS_ETH1
363
364 /*
365 * Command configuration.
366 */
367 #define CONFIG_CMD_DATE
368 #define CONFIG_CMD_DS4510
369 #define CONFIG_CMD_DS4510_INFO
370 #define CONFIG_CMD_DTT
371 #define CONFIG_CMD_EEPROM
372 #define CONFIG_CMD_JFFS2
373 #define CONFIG_CMD_NAND
374 #define CONFIG_CMD_PCA953X
375 #define CONFIG_CMD_PCA953X_INFO
376 #define CONFIG_CMD_PCI
377 #define CONFIG_CMD_PCI_ENUM
378 #define CONFIG_CMD_REGINFO
379
380 /*
381 * Miscellaneous configurable options
382 */
383 #define CONFIG_SYS_LONGHELP /* undef to save memory */
384 #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
385 #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
386 #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
387 #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
388 #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
389 #define CONFIG_CMDLINE_EDITING 1 /* add command line history */
390 #define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */
391 #define CONFIG_LOADADDR 0x1000000 /* default location for tftp and bootm */
392 #define CONFIG_PANIC_HANG /* do not reset board on panic */
393 #define CONFIG_PREBOOT /* enable preboot variable */
394 #define CONFIG_INTEGRITY /* support booting INTEGRITY OS */
395
396 /*
397 * For booting Linux, the board info and command line data
398 * have to be in the first 16 MB of memory, since this is
399 * the maximum mapped by the Linux kernel during initialization.
400 */
401 #define CONFIG_SYS_BOOTMAPSZ (16 << 20) /* Initial Memory map for Linux*/
402 #define CONFIG_SYS_BOOTM_LEN (16 << 20) /* Increase max gunzip size */
403
404 /*
405 * Environment Configuration
406 */
407 #define CONFIG_ENV_IS_IN_FLASH 1
408 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128k (one sector) for env */
409 #define CONFIG_ENV_SIZE 0x8000
410 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - (256 * 1024))
411
412 /*
413 * Flash memory map:
414 * fff80000 - ffffffff Pri U-Boot (512 KB)
415 * fff40000 - fff7ffff Pri U-Boot Environment (256 KB)
416 * fff00000 - fff3ffff Pri FDT (256KB)
417 * fef00000 - ffefffff Pri OS image (16MB)
418 * f8000000 - feefffff Pri OS Use/Filesystem (111MB)
419 *
420 * f7f80000 - f7ffffff Sec U-Boot (512 KB)
421 * f7f40000 - f7f7ffff Sec U-Boot Environment (256 KB)
422 * f7f00000 - f7f3ffff Sec FDT (256KB)
423 * f6f00000 - f7efffff Sec OS image (16MB)
424 * f0000000 - f6efffff Sec OS Use/Filesystem (111MB)
425 */
426 #define CONFIG_UBOOT1_ENV_ADDR __stringify(0xfff80000)
427 #define CONFIG_UBOOT2_ENV_ADDR __stringify(0xf7f80000)
428 #define CONFIG_FDT1_ENV_ADDR __stringify(0xfff00000)
429 #define CONFIG_FDT2_ENV_ADDR __stringify(0xf7f00000)
430 #define CONFIG_OS1_ENV_ADDR __stringify(0xfef00000)
431 #define CONFIG_OS2_ENV_ADDR __stringify(0xf6f00000)
432
433 #define CONFIG_PROG_UBOOT1 \
434 "$download_cmd $loadaddr $ubootfile; " \
435 "if test $? -eq 0; then " \
436 "protect off "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
437 "erase "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
438 "cp.w $loadaddr "CONFIG_UBOOT1_ENV_ADDR" 40000; " \
439 "protect on "CONFIG_UBOOT1_ENV_ADDR" +80000; " \
440 "cmp.b $loadaddr "CONFIG_UBOOT1_ENV_ADDR" 80000; " \
441 "if test $? -ne 0; then " \
442 "echo PROGRAM FAILED; " \
443 "else; " \
444 "echo PROGRAM SUCCEEDED; " \
445 "fi; " \
446 "else; " \
447 "echo DOWNLOAD FAILED; " \
448 "fi;"
449
450 #define CONFIG_PROG_UBOOT2 \
451 "$download_cmd $loadaddr $ubootfile; " \
452 "if test $? -eq 0; then " \
453 "protect off "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
454 "erase "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
455 "cp.w $loadaddr "CONFIG_UBOOT2_ENV_ADDR" 40000; " \
456 "protect on "CONFIG_UBOOT2_ENV_ADDR" +80000; " \
457 "cmp.b $loadaddr "CONFIG_UBOOT2_ENV_ADDR" 80000; " \
458 "if test $? -ne 0; then " \
459 "echo PROGRAM FAILED; " \
460 "else; " \
461 "echo PROGRAM SUCCEEDED; " \
462 "fi; " \
463 "else; " \
464 "echo DOWNLOAD FAILED; " \
465 "fi;"
466
467 #define CONFIG_BOOT_OS_NET \
468 "$download_cmd $osaddr $osfile; " \
469 "if test $? -eq 0; then " \
470 "if test -n $fdtaddr; then " \
471 "$download_cmd $fdtaddr $fdtfile; " \
472 "if test $? -eq 0; then " \
473 "bootm $osaddr - $fdtaddr; " \
474 "else; " \
475 "echo FDT DOWNLOAD FAILED; " \
476 "fi; " \
477 "else; " \
478 "bootm $osaddr; " \
479 "fi; " \
480 "else; " \
481 "echo OS DOWNLOAD FAILED; " \
482 "fi;"
483
484 #define CONFIG_PROG_OS1 \
485 "$download_cmd $osaddr $osfile; " \
486 "if test $? -eq 0; then " \
487 "erase "CONFIG_OS1_ENV_ADDR" +$filesize; " \
488 "cp.b $osaddr "CONFIG_OS1_ENV_ADDR" $filesize; " \
489 "cmp.b $osaddr "CONFIG_OS1_ENV_ADDR" $filesize; " \
490 "if test $? -ne 0; then " \
491 "echo OS PROGRAM FAILED; " \
492 "else; " \
493 "echo OS PROGRAM SUCCEEDED; " \
494 "fi; " \
495 "else; " \
496 "echo OS DOWNLOAD FAILED; " \
497 "fi;"
498
499 #define CONFIG_PROG_OS2 \
500 "$download_cmd $osaddr $osfile; " \
501 "if test $? -eq 0; then " \
502 "erase "CONFIG_OS2_ENV_ADDR" +$filesize; " \
503 "cp.b $osaddr "CONFIG_OS2_ENV_ADDR" $filesize; " \
504 "cmp.b $osaddr "CONFIG_OS2_ENV_ADDR" $filesize; " \
505 "if test $? -ne 0; then " \
506 "echo OS PROGRAM FAILED; " \
507 "else; " \
508 "echo OS PROGRAM SUCCEEDED; " \
509 "fi; " \
510 "else; " \
511 "echo OS DOWNLOAD FAILED; " \
512 "fi;"
513
514 #define CONFIG_PROG_FDT1 \
515 "$download_cmd $fdtaddr $fdtfile; " \
516 "if test $? -eq 0; then " \
517 "erase "CONFIG_FDT1_ENV_ADDR" +$filesize;" \
518 "cp.b $fdtaddr "CONFIG_FDT1_ENV_ADDR" $filesize; " \
519 "cmp.b $fdtaddr "CONFIG_FDT1_ENV_ADDR" $filesize; " \
520 "if test $? -ne 0; then " \
521 "echo FDT PROGRAM FAILED; " \
522 "else; " \
523 "echo FDT PROGRAM SUCCEEDED; " \
524 "fi; " \
525 "else; " \
526 "echo FDT DOWNLOAD FAILED; " \
527 "fi;"
528
529 #define CONFIG_PROG_FDT2 \
530 "$download_cmd $fdtaddr $fdtfile; " \
531 "if test $? -eq 0; then " \
532 "erase "CONFIG_FDT2_ENV_ADDR" +$filesize;" \
533 "cp.b $fdtaddr "CONFIG_FDT2_ENV_ADDR" $filesize; " \
534 "cmp.b $fdtaddr "CONFIG_FDT2_ENV_ADDR" $filesize; " \
535 "if test $? -ne 0; then " \
536 "echo FDT PROGRAM FAILED; " \
537 "else; " \
538 "echo FDT PROGRAM SUCCEEDED; " \
539 "fi; " \
540 "else; " \
541 "echo FDT DOWNLOAD FAILED; " \
542 "fi;"
543
544 #define CONFIG_EXTRA_ENV_SETTINGS \
545 "autoload=yes\0" \
546 "download_cmd=tftp\0" \
547 "console_args=console=ttyS0,115200\0" \
548 "root_args=root=/dev/nfs rw\0" \
549 "misc_args=ip=on\0" \
550 "set_bootargs=setenv bootargs ${console_args} ${root_args} ${misc_args}\0" \
551 "bootfile=/home/user/file\0" \
552 "osfile=/home/user/board.uImage\0" \
553 "fdtfile=/home/user/board.dtb\0" \
554 "ubootfile=/home/user/u-boot.bin\0" \
555 "fdtaddr=0x1e00000\0" \
556 "osaddr=0x1000000\0" \
557 "loadaddr=0x1000000\0" \
558 "prog_uboot1="CONFIG_PROG_UBOOT1"\0" \
559 "prog_uboot2="CONFIG_PROG_UBOOT2"\0" \
560 "prog_os1="CONFIG_PROG_OS1"\0" \
561 "prog_os2="CONFIG_PROG_OS2"\0" \
562 "prog_fdt1="CONFIG_PROG_FDT1"\0" \
563 "prog_fdt2="CONFIG_PROG_FDT2"\0" \
564 "bootcmd_net=run set_bootargs; "CONFIG_BOOT_OS_NET"\0" \
565 "bootcmd_flash1=run set_bootargs; " \
566 "bootm "CONFIG_OS1_ENV_ADDR" - "CONFIG_FDT1_ENV_ADDR"\0"\
567 "bootcmd_flash2=run set_bootargs; " \
568 "bootm "CONFIG_OS2_ENV_ADDR" - "CONFIG_FDT2_ENV_ADDR"\0"\
569 "bootcmd=run bootcmd_flash1\0"
570 #endif /* __CONFIG_H */
"Das U-Boot" Source Tree