]>
Commit | Line | Data |
---|---|---|
4aba7bd3 | 1 | /* GIMPLE store merging and byte swapping passes. |
fbd26352 | 2 | Copyright (C) 2009-2019 Free Software Foundation, Inc. |
3d3e04ac | 3 | Contributed by ARM Ltd. |
4 | ||
5 | This file is part of GCC. | |
6 | ||
7 | GCC is free software; you can redistribute it and/or modify it | |
8 | under the terms of the GNU General Public License as published by | |
9 | the Free Software Foundation; either version 3, or (at your option) | |
10 | any later version. | |
11 | ||
12 | GCC is distributed in the hope that it will be useful, but | |
13 | WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU | |
15 | General Public License for more details. | |
16 | ||
17 | You should have received a copy of the GNU General Public License | |
18 | along with GCC; see the file COPYING3. If not see | |
19 | <http://www.gnu.org/licenses/>. */ | |
20 | ||
10f0d48d | 21 | /* The purpose of the store merging pass is to combine multiple memory stores |
22 | of constant values, values loaded from memory, bitwise operations on those, | |
23 | or bit-field values, to consecutive locations, into fewer wider stores. | |
24 | ||
3d3e04ac | 25 | For example, if we have a sequence peforming four byte stores to |
26 | consecutive memory locations: | |
27 | [p ] := imm1; | |
28 | [p + 1B] := imm2; | |
29 | [p + 2B] := imm3; | |
30 | [p + 3B] := imm4; | |
31 | we can transform this into a single 4-byte store if the target supports it: | |
10f0d48d | 32 | [p] := imm1:imm2:imm3:imm4 concatenated according to endianness. |
3d3e04ac | 33 | |
9991d1d3 | 34 | Or: |
35 | [p ] := [q ]; | |
36 | [p + 1B] := [q + 1B]; | |
37 | [p + 2B] := [q + 2B]; | |
38 | [p + 3B] := [q + 3B]; | |
39 | if there is no overlap can be transformed into a single 4-byte | |
40 | load followed by single 4-byte store. | |
41 | ||
42 | Or: | |
43 | [p ] := [q ] ^ imm1; | |
44 | [p + 1B] := [q + 1B] ^ imm2; | |
45 | [p + 2B] := [q + 2B] ^ imm3; | |
46 | [p + 3B] := [q + 3B] ^ imm4; | |
47 | if there is no overlap can be transformed into a single 4-byte | |
48 | load, xored with imm1:imm2:imm3:imm4 and stored using a single 4-byte store. | |
49 | ||
10f0d48d | 50 | Or: |
51 | [p:1 ] := imm; | |
52 | [p:31] := val & 0x7FFFFFFF; | |
53 | we can transform this into a single 4-byte store if the target supports it: | |
54 | [p] := imm:(val & 0x7FFFFFFF) concatenated according to endianness. | |
55 | ||
3d3e04ac | 56 | The algorithm is applied to each basic block in three phases: |
57 | ||
10f0d48d | 58 | 1) Scan through the basic block and record assignments to destinations |
59 | that can be expressed as a store to memory of a certain size at a certain | |
60 | bit offset from base expressions we can handle. For bit-fields we also | |
61 | record the surrounding bit region, i.e. bits that could be stored in | |
9991d1d3 | 62 | a read-modify-write operation when storing the bit-field. Record store |
63 | chains to different bases in a hash_map (m_stores) and make sure to | |
64 | terminate such chains when appropriate (for example when when the stored | |
65 | values get used subsequently). | |
3d3e04ac | 66 | These stores can be a result of structure element initializers, array stores |
67 | etc. A store_immediate_info object is recorded for every such store. | |
68 | Record as many such assignments to a single base as possible until a | |
69 | statement that interferes with the store sequence is encountered. | |
10f0d48d | 70 | Each store has up to 2 operands, which can be a either constant, a memory |
71 | load or an SSA name, from which the value to be stored can be computed. | |
9991d1d3 | 72 | At most one of the operands can be a constant. The operands are recorded |
73 | in store_operand_info struct. | |
3d3e04ac | 74 | |
10f0d48d | 75 | 2) Analyze the chains of stores recorded in phase 1) (i.e. the vector of |
3d3e04ac | 76 | store_immediate_info objects) and coalesce contiguous stores into |
10f0d48d | 77 | merged_store_group objects. For bit-field stores, we don't need to |
9991d1d3 | 78 | require the stores to be contiguous, just their surrounding bit regions |
79 | have to be contiguous. If the expression being stored is different | |
80 | between adjacent stores, such as one store storing a constant and | |
81 | following storing a value loaded from memory, or if the loaded memory | |
82 | objects are not adjacent, a new merged_store_group is created as well. | |
3d3e04ac | 83 | |
84 | For example, given the stores: | |
85 | [p ] := 0; | |
86 | [p + 1B] := 1; | |
87 | [p + 3B] := 0; | |
88 | [p + 4B] := 1; | |
89 | [p + 5B] := 0; | |
90 | [p + 6B] := 0; | |
91 | This phase would produce two merged_store_group objects, one recording the | |
92 | two bytes stored in the memory region [p : p + 1] and another | |
93 | recording the four bytes stored in the memory region [p + 3 : p + 6]. | |
94 | ||
95 | 3) The merged_store_group objects produced in phase 2) are processed | |
96 | to generate the sequence of wider stores that set the contiguous memory | |
97 | regions to the sequence of bytes that correspond to it. This may emit | |
98 | multiple stores per store group to handle contiguous stores that are not | |
99 | of a size that is a power of 2. For example it can try to emit a 40-bit | |
100 | store as a 32-bit store followed by an 8-bit store. | |
10f0d48d | 101 | We try to emit as wide stores as we can while respecting STRICT_ALIGNMENT |
102 | or TARGET_SLOW_UNALIGNED_ACCESS settings. | |
3d3e04ac | 103 | |
104 | Note on endianness and example: | |
105 | Consider 2 contiguous 16-bit stores followed by 2 contiguous 8-bit stores: | |
106 | [p ] := 0x1234; | |
107 | [p + 2B] := 0x5678; | |
108 | [p + 4B] := 0xab; | |
109 | [p + 5B] := 0xcd; | |
110 | ||
111 | The memory layout for little-endian (LE) and big-endian (BE) must be: | |
112 | p |LE|BE| | |
113 | --------- | |
114 | 0 |34|12| | |
115 | 1 |12|34| | |
116 | 2 |78|56| | |
117 | 3 |56|78| | |
118 | 4 |ab|ab| | |
119 | 5 |cd|cd| | |
120 | ||
121 | To merge these into a single 48-bit merged value 'val' in phase 2) | |
122 | on little-endian we insert stores to higher (consecutive) bitpositions | |
123 | into the most significant bits of the merged value. | |
124 | The final merged value would be: 0xcdab56781234 | |
125 | ||
126 | For big-endian we insert stores to higher bitpositions into the least | |
127 | significant bits of the merged value. | |
128 | The final merged value would be: 0x12345678abcd | |
129 | ||
130 | Then, in phase 3), we want to emit this 48-bit value as a 32-bit store | |
131 | followed by a 16-bit store. Again, we must consider endianness when | |
132 | breaking down the 48-bit value 'val' computed above. | |
133 | For little endian we emit: | |
134 | [p] (32-bit) := 0x56781234; // val & 0x0000ffffffff; | |
135 | [p + 4B] (16-bit) := 0xcdab; // (val & 0xffff00000000) >> 32; | |
136 | ||
137 | Whereas for big-endian we emit: | |
138 | [p] (32-bit) := 0x12345678; // (val & 0xffffffff0000) >> 16; | |
139 | [p + 4B] (16-bit) := 0xabcd; // val & 0x00000000ffff; */ | |
140 | ||
141 | #include "config.h" | |
142 | #include "system.h" | |
143 | #include "coretypes.h" | |
144 | #include "backend.h" | |
145 | #include "tree.h" | |
146 | #include "gimple.h" | |
147 | #include "builtins.h" | |
148 | #include "fold-const.h" | |
149 | #include "tree-pass.h" | |
150 | #include "ssa.h" | |
151 | #include "gimple-pretty-print.h" | |
152 | #include "alias.h" | |
153 | #include "fold-const.h" | |
154 | #include "params.h" | |
155 | #include "print-tree.h" | |
156 | #include "tree-hash-traits.h" | |
157 | #include "gimple-iterator.h" | |
158 | #include "gimplify.h" | |
10f0d48d | 159 | #include "gimple-fold.h" |
3d3e04ac | 160 | #include "stor-layout.h" |
161 | #include "timevar.h" | |
162 | #include "tree-cfg.h" | |
163 | #include "tree-eh.h" | |
164 | #include "target.h" | |
427223f1 | 165 | #include "gimplify-me.h" |
902cb3b7 | 166 | #include "rtl.h" |
167 | #include "expr.h" /* For get_bit_range. */ | |
4aba7bd3 | 168 | #include "optabs-tree.h" |
3d9a2fb3 | 169 | #include "selftest.h" |
3d3e04ac | 170 | |
171 | /* The maximum size (in bits) of the stores this pass should generate. */ | |
172 | #define MAX_STORE_BITSIZE (BITS_PER_WORD) | |
173 | #define MAX_STORE_BYTES (MAX_STORE_BITSIZE / BITS_PER_UNIT) | |
174 | ||
9991d1d3 | 175 | /* Limit to bound the number of aliasing checks for loads with the same |
176 | vuse as the corresponding store. */ | |
177 | #define MAX_STORE_ALIAS_CHECKS 64 | |
178 | ||
3d3e04ac | 179 | namespace { |
180 | ||
81c8113b | 181 | struct bswap_stat |
4aba7bd3 | 182 | { |
183 | /* Number of hand-written 16-bit nop / bswaps found. */ | |
184 | int found_16bit; | |
185 | ||
186 | /* Number of hand-written 32-bit nop / bswaps found. */ | |
187 | int found_32bit; | |
188 | ||
189 | /* Number of hand-written 64-bit nop / bswaps found. */ | |
190 | int found_64bit; | |
191 | } nop_stats, bswap_stats; | |
192 | ||
193 | /* A symbolic number structure is used to detect byte permutation and selection | |
194 | patterns of a source. To achieve that, its field N contains an artificial | |
195 | number consisting of BITS_PER_MARKER sized markers tracking where does each | |
196 | byte come from in the source: | |
197 | ||
198 | 0 - target byte has the value 0 | |
199 | FF - target byte has an unknown value (eg. due to sign extension) | |
200 | 1..size - marker value is the byte index in the source (0 for lsb). | |
201 | ||
202 | To detect permutations on memory sources (arrays and structures), a symbolic | |
203 | number is also associated: | |
204 | - a base address BASE_ADDR and an OFFSET giving the address of the source; | |
205 | - a range which gives the difference between the highest and lowest accessed | |
206 | memory location to make such a symbolic number; | |
207 | - the address SRC of the source element of lowest address as a convenience | |
208 | to easily get BASE_ADDR + offset + lowest bytepos; | |
209 | - number of expressions N_OPS bitwise ored together to represent | |
210 | approximate cost of the computation. | |
211 | ||
212 | Note 1: the range is different from size as size reflects the size of the | |
213 | type of the current expression. For instance, for an array char a[], | |
214 | (short) a[0] | (short) a[3] would have a size of 2 but a range of 4 while | |
215 | (short) a[0] | ((short) a[0] << 1) would still have a size of 2 but this | |
216 | time a range of 1. | |
217 | ||
218 | Note 2: for non-memory sources, range holds the same value as size. | |
219 | ||
220 | Note 3: SRC points to the SSA_NAME in case of non-memory source. */ | |
221 | ||
222 | struct symbolic_number { | |
223 | uint64_t n; | |
224 | tree type; | |
225 | tree base_addr; | |
226 | tree offset; | |
08454aa5 | 227 | poly_int64_pod bytepos; |
4aba7bd3 | 228 | tree src; |
229 | tree alias_set; | |
230 | tree vuse; | |
231 | unsigned HOST_WIDE_INT range; | |
232 | int n_ops; | |
233 | }; | |
234 | ||
235 | #define BITS_PER_MARKER 8 | |
236 | #define MARKER_MASK ((1 << BITS_PER_MARKER) - 1) | |
237 | #define MARKER_BYTE_UNKNOWN MARKER_MASK | |
238 | #define HEAD_MARKER(n, size) \ | |
239 | ((n) & ((uint64_t) MARKER_MASK << (((size) - 1) * BITS_PER_MARKER))) | |
240 | ||
241 | /* The number which the find_bswap_or_nop_1 result should match in | |
242 | order to have a nop. The number is masked according to the size of | |
243 | the symbolic number before using it. */ | |
244 | #define CMPNOP (sizeof (int64_t) < 8 ? 0 : \ | |
245 | (uint64_t)0x08070605 << 32 | 0x04030201) | |
246 | ||
247 | /* The number which the find_bswap_or_nop_1 result should match in | |
248 | order to have a byte swap. The number is masked according to the | |
249 | size of the symbolic number before using it. */ | |
250 | #define CMPXCHG (sizeof (int64_t) < 8 ? 0 : \ | |
251 | (uint64_t)0x01020304 << 32 | 0x05060708) | |
252 | ||
253 | /* Perform a SHIFT or ROTATE operation by COUNT bits on symbolic | |
254 | number N. Return false if the requested operation is not permitted | |
255 | on a symbolic number. */ | |
256 | ||
257 | inline bool | |
258 | do_shift_rotate (enum tree_code code, | |
259 | struct symbolic_number *n, | |
260 | int count) | |
261 | { | |
262 | int i, size = TYPE_PRECISION (n->type) / BITS_PER_UNIT; | |
263 | unsigned head_marker; | |
264 | ||
fdaa2822 | 265 | if (count < 0 |
266 | || count >= TYPE_PRECISION (n->type) | |
267 | || count % BITS_PER_UNIT != 0) | |
4aba7bd3 | 268 | return false; |
269 | count = (count / BITS_PER_UNIT) * BITS_PER_MARKER; | |
270 | ||
271 | /* Zero out the extra bits of N in order to avoid them being shifted | |
272 | into the significant bits. */ | |
273 | if (size < 64 / BITS_PER_MARKER) | |
274 | n->n &= ((uint64_t) 1 << (size * BITS_PER_MARKER)) - 1; | |
275 | ||
276 | switch (code) | |
277 | { | |
278 | case LSHIFT_EXPR: | |
279 | n->n <<= count; | |
280 | break; | |
281 | case RSHIFT_EXPR: | |
282 | head_marker = HEAD_MARKER (n->n, size); | |
283 | n->n >>= count; | |
284 | /* Arithmetic shift of signed type: result is dependent on the value. */ | |
285 | if (!TYPE_UNSIGNED (n->type) && head_marker) | |
286 | for (i = 0; i < count / BITS_PER_MARKER; i++) | |
287 | n->n |= (uint64_t) MARKER_BYTE_UNKNOWN | |
288 | << ((size - 1 - i) * BITS_PER_MARKER); | |
289 | break; | |
290 | case LROTATE_EXPR: | |
291 | n->n = (n->n << count) | (n->n >> ((size * BITS_PER_MARKER) - count)); | |
292 | break; | |
293 | case RROTATE_EXPR: | |
294 | n->n = (n->n >> count) | (n->n << ((size * BITS_PER_MARKER) - count)); | |
295 | break; | |
296 | default: | |
297 | return false; | |
298 | } | |
299 | /* Zero unused bits for size. */ | |
300 | if (size < 64 / BITS_PER_MARKER) | |
301 | n->n &= ((uint64_t) 1 << (size * BITS_PER_MARKER)) - 1; | |
302 | return true; | |
303 | } | |
304 | ||
305 | /* Perform sanity checking for the symbolic number N and the gimple | |
306 | statement STMT. */ | |
307 | ||
308 | inline bool | |
309 | verify_symbolic_number_p (struct symbolic_number *n, gimple *stmt) | |
310 | { | |
311 | tree lhs_type; | |
312 | ||
313 | lhs_type = gimple_expr_type (stmt); | |
314 | ||
315 | if (TREE_CODE (lhs_type) != INTEGER_TYPE) | |
316 | return false; | |
317 | ||
318 | if (TYPE_PRECISION (lhs_type) != TYPE_PRECISION (n->type)) | |
319 | return false; | |
320 | ||
321 | return true; | |
322 | } | |
323 | ||
324 | /* Initialize the symbolic number N for the bswap pass from the base element | |
325 | SRC manipulated by the bitwise OR expression. */ | |
326 | ||
327 | bool | |
328 | init_symbolic_number (struct symbolic_number *n, tree src) | |
329 | { | |
330 | int size; | |
331 | ||
332 | if (! INTEGRAL_TYPE_P (TREE_TYPE (src))) | |
333 | return false; | |
334 | ||
335 | n->base_addr = n->offset = n->alias_set = n->vuse = NULL_TREE; | |
336 | n->src = src; | |
337 | ||
338 | /* Set up the symbolic number N by setting each byte to a value between 1 and | |
339 | the byte size of rhs1. The highest order byte is set to n->size and the | |
340 | lowest order byte to 1. */ | |
341 | n->type = TREE_TYPE (src); | |
342 | size = TYPE_PRECISION (n->type); | |
343 | if (size % BITS_PER_UNIT != 0) | |
344 | return false; | |
345 | size /= BITS_PER_UNIT; | |
346 | if (size > 64 / BITS_PER_MARKER) | |
347 | return false; | |
348 | n->range = size; | |
349 | n->n = CMPNOP; | |
350 | n->n_ops = 1; | |
351 | ||
352 | if (size < 64 / BITS_PER_MARKER) | |
353 | n->n &= ((uint64_t) 1 << (size * BITS_PER_MARKER)) - 1; | |
354 | ||
355 | return true; | |
356 | } | |
357 | ||
358 | /* Check if STMT might be a byte swap or a nop from a memory source and returns | |
359 | the answer. If so, REF is that memory source and the base of the memory area | |
360 | accessed and the offset of the access from that base are recorded in N. */ | |
361 | ||
362 | bool | |
363 | find_bswap_or_nop_load (gimple *stmt, tree ref, struct symbolic_number *n) | |
364 | { | |
365 | /* Leaf node is an array or component ref. Memorize its base and | |
366 | offset from base to compare to other such leaf node. */ | |
81bc0f0f | 367 | poly_int64 bitsize, bitpos, bytepos; |
4aba7bd3 | 368 | machine_mode mode; |
369 | int unsignedp, reversep, volatilep; | |
370 | tree offset, base_addr; | |
371 | ||
372 | /* Not prepared to handle PDP endian. */ | |
373 | if (BYTES_BIG_ENDIAN != WORDS_BIG_ENDIAN) | |
374 | return false; | |
375 | ||
376 | if (!gimple_assign_load_p (stmt) || gimple_has_volatile_ops (stmt)) | |
377 | return false; | |
378 | ||
379 | base_addr = get_inner_reference (ref, &bitsize, &bitpos, &offset, &mode, | |
380 | &unsignedp, &reversep, &volatilep); | |
381 | ||
509ab8cd | 382 | if (TREE_CODE (base_addr) == TARGET_MEM_REF) |
383 | /* Do not rewrite TARGET_MEM_REF. */ | |
384 | return false; | |
385 | else if (TREE_CODE (base_addr) == MEM_REF) | |
4aba7bd3 | 386 | { |
9c6deaf0 | 387 | poly_offset_int bit_offset = 0; |
4aba7bd3 | 388 | tree off = TREE_OPERAND (base_addr, 1); |
389 | ||
390 | if (!integer_zerop (off)) | |
391 | { | |
9c6deaf0 | 392 | poly_offset_int boff = mem_ref_offset (base_addr); |
393 | boff <<= LOG2_BITS_PER_UNIT; | |
4aba7bd3 | 394 | bit_offset += boff; |
395 | } | |
396 | ||
397 | base_addr = TREE_OPERAND (base_addr, 0); | |
398 | ||
399 | /* Avoid returning a negative bitpos as this may wreak havoc later. */ | |
9c6deaf0 | 400 | if (maybe_lt (bit_offset, 0)) |
4aba7bd3 | 401 | { |
9c6deaf0 | 402 | tree byte_offset = wide_int_to_tree |
403 | (sizetype, bits_to_bytes_round_down (bit_offset)); | |
404 | bit_offset = num_trailing_bits (bit_offset); | |
4aba7bd3 | 405 | if (offset) |
9c6deaf0 | 406 | offset = size_binop (PLUS_EXPR, offset, byte_offset); |
4aba7bd3 | 407 | else |
9c6deaf0 | 408 | offset = byte_offset; |
4aba7bd3 | 409 | } |
410 | ||
9c6deaf0 | 411 | bitpos += bit_offset.force_shwi (); |
4aba7bd3 | 412 | } |
509ab8cd | 413 | else |
414 | base_addr = build_fold_addr_expr (base_addr); | |
4aba7bd3 | 415 | |
81bc0f0f | 416 | if (!multiple_p (bitpos, BITS_PER_UNIT, &bytepos)) |
4aba7bd3 | 417 | return false; |
81bc0f0f | 418 | if (!multiple_p (bitsize, BITS_PER_UNIT)) |
4aba7bd3 | 419 | return false; |
420 | if (reversep) | |
421 | return false; | |
422 | ||
423 | if (!init_symbolic_number (n, ref)) | |
424 | return false; | |
425 | n->base_addr = base_addr; | |
426 | n->offset = offset; | |
81bc0f0f | 427 | n->bytepos = bytepos; |
4aba7bd3 | 428 | n->alias_set = reference_alias_ptr_type (ref); |
429 | n->vuse = gimple_vuse (stmt); | |
430 | return true; | |
431 | } | |
432 | ||
433 | /* Compute the symbolic number N representing the result of a bitwise OR on 2 | |
434 | symbolic number N1 and N2 whose source statements are respectively | |
435 | SOURCE_STMT1 and SOURCE_STMT2. */ | |
436 | ||
437 | gimple * | |
438 | perform_symbolic_merge (gimple *source_stmt1, struct symbolic_number *n1, | |
439 | gimple *source_stmt2, struct symbolic_number *n2, | |
440 | struct symbolic_number *n) | |
441 | { | |
442 | int i, size; | |
443 | uint64_t mask; | |
444 | gimple *source_stmt; | |
445 | struct symbolic_number *n_start; | |
446 | ||
447 | tree rhs1 = gimple_assign_rhs1 (source_stmt1); | |
448 | if (TREE_CODE (rhs1) == BIT_FIELD_REF | |
449 | && TREE_CODE (TREE_OPERAND (rhs1, 0)) == SSA_NAME) | |
450 | rhs1 = TREE_OPERAND (rhs1, 0); | |
451 | tree rhs2 = gimple_assign_rhs1 (source_stmt2); | |
452 | if (TREE_CODE (rhs2) == BIT_FIELD_REF | |
453 | && TREE_CODE (TREE_OPERAND (rhs2, 0)) == SSA_NAME) | |
454 | rhs2 = TREE_OPERAND (rhs2, 0); | |
455 | ||
456 | /* Sources are different, cancel bswap if they are not memory location with | |
457 | the same base (array, structure, ...). */ | |
458 | if (rhs1 != rhs2) | |
459 | { | |
460 | uint64_t inc; | |
08454aa5 | 461 | HOST_WIDE_INT start1, start2, start_sub, end_sub, end1, end2, end; |
4aba7bd3 | 462 | struct symbolic_number *toinc_n_ptr, *n_end; |
463 | basic_block bb1, bb2; | |
464 | ||
465 | if (!n1->base_addr || !n2->base_addr | |
466 | || !operand_equal_p (n1->base_addr, n2->base_addr, 0)) | |
467 | return NULL; | |
468 | ||
469 | if (!n1->offset != !n2->offset | |
470 | || (n1->offset && !operand_equal_p (n1->offset, n2->offset, 0))) | |
471 | return NULL; | |
472 | ||
08454aa5 | 473 | start1 = 0; |
474 | if (!(n2->bytepos - n1->bytepos).is_constant (&start2)) | |
475 | return NULL; | |
476 | ||
477 | if (start1 < start2) | |
4aba7bd3 | 478 | { |
479 | n_start = n1; | |
08454aa5 | 480 | start_sub = start2 - start1; |
4aba7bd3 | 481 | } |
482 | else | |
483 | { | |
484 | n_start = n2; | |
08454aa5 | 485 | start_sub = start1 - start2; |
4aba7bd3 | 486 | } |
487 | ||
488 | bb1 = gimple_bb (source_stmt1); | |
489 | bb2 = gimple_bb (source_stmt2); | |
490 | if (dominated_by_p (CDI_DOMINATORS, bb1, bb2)) | |
491 | source_stmt = source_stmt1; | |
492 | else | |
493 | source_stmt = source_stmt2; | |
494 | ||
495 | /* Find the highest address at which a load is performed and | |
496 | compute related info. */ | |
08454aa5 | 497 | end1 = start1 + (n1->range - 1); |
498 | end2 = start2 + (n2->range - 1); | |
4aba7bd3 | 499 | if (end1 < end2) |
500 | { | |
501 | end = end2; | |
502 | end_sub = end2 - end1; | |
503 | } | |
504 | else | |
505 | { | |
506 | end = end1; | |
507 | end_sub = end1 - end2; | |
508 | } | |
509 | n_end = (end2 > end1) ? n2 : n1; | |
510 | ||
511 | /* Find symbolic number whose lsb is the most significant. */ | |
512 | if (BYTES_BIG_ENDIAN) | |
513 | toinc_n_ptr = (n_end == n1) ? n2 : n1; | |
514 | else | |
515 | toinc_n_ptr = (n_start == n1) ? n2 : n1; | |
516 | ||
08454aa5 | 517 | n->range = end - MIN (start1, start2) + 1; |
4aba7bd3 | 518 | |
519 | /* Check that the range of memory covered can be represented by | |
520 | a symbolic number. */ | |
521 | if (n->range > 64 / BITS_PER_MARKER) | |
522 | return NULL; | |
523 | ||
524 | /* Reinterpret byte marks in symbolic number holding the value of | |
525 | bigger weight according to target endianness. */ | |
526 | inc = BYTES_BIG_ENDIAN ? end_sub : start_sub; | |
527 | size = TYPE_PRECISION (n1->type) / BITS_PER_UNIT; | |
528 | for (i = 0; i < size; i++, inc <<= BITS_PER_MARKER) | |
529 | { | |
530 | unsigned marker | |
531 | = (toinc_n_ptr->n >> (i * BITS_PER_MARKER)) & MARKER_MASK; | |
532 | if (marker && marker != MARKER_BYTE_UNKNOWN) | |
533 | toinc_n_ptr->n += inc; | |
534 | } | |
535 | } | |
536 | else | |
537 | { | |
538 | n->range = n1->range; | |
539 | n_start = n1; | |
540 | source_stmt = source_stmt1; | |
541 | } | |
542 | ||
543 | if (!n1->alias_set | |
544 | || alias_ptr_types_compatible_p (n1->alias_set, n2->alias_set)) | |
545 | n->alias_set = n1->alias_set; | |
546 | else | |
547 | n->alias_set = ptr_type_node; | |
548 | n->vuse = n_start->vuse; | |
549 | n->base_addr = n_start->base_addr; | |
550 | n->offset = n_start->offset; | |
551 | n->src = n_start->src; | |
552 | n->bytepos = n_start->bytepos; | |
553 | n->type = n_start->type; | |
554 | size = TYPE_PRECISION (n->type) / BITS_PER_UNIT; | |
555 | ||
556 | for (i = 0, mask = MARKER_MASK; i < size; i++, mask <<= BITS_PER_MARKER) | |
557 | { | |
558 | uint64_t masked1, masked2; | |
559 | ||
560 | masked1 = n1->n & mask; | |
561 | masked2 = n2->n & mask; | |
562 | if (masked1 && masked2 && masked1 != masked2) | |
563 | return NULL; | |
564 | } | |
565 | n->n = n1->n | n2->n; | |
566 | n->n_ops = n1->n_ops + n2->n_ops; | |
567 | ||
568 | return source_stmt; | |
569 | } | |
570 | ||
571 | /* find_bswap_or_nop_1 invokes itself recursively with N and tries to perform | |
572 | the operation given by the rhs of STMT on the result. If the operation | |
573 | could successfully be executed the function returns a gimple stmt whose | |
574 | rhs's first tree is the expression of the source operand and NULL | |
575 | otherwise. */ | |
576 | ||
577 | gimple * | |
578 | find_bswap_or_nop_1 (gimple *stmt, struct symbolic_number *n, int limit) | |
579 | { | |
580 | enum tree_code code; | |
581 | tree rhs1, rhs2 = NULL; | |
582 | gimple *rhs1_stmt, *rhs2_stmt, *source_stmt1; | |
583 | enum gimple_rhs_class rhs_class; | |
584 | ||
585 | if (!limit || !is_gimple_assign (stmt)) | |
586 | return NULL; | |
587 | ||
588 | rhs1 = gimple_assign_rhs1 (stmt); | |
589 | ||
590 | if (find_bswap_or_nop_load (stmt, rhs1, n)) | |
591 | return stmt; | |
592 | ||
593 | /* Handle BIT_FIELD_REF. */ | |
594 | if (TREE_CODE (rhs1) == BIT_FIELD_REF | |
595 | && TREE_CODE (TREE_OPERAND (rhs1, 0)) == SSA_NAME) | |
596 | { | |
597 | unsigned HOST_WIDE_INT bitsize = tree_to_uhwi (TREE_OPERAND (rhs1, 1)); | |
598 | unsigned HOST_WIDE_INT bitpos = tree_to_uhwi (TREE_OPERAND (rhs1, 2)); | |
599 | if (bitpos % BITS_PER_UNIT == 0 | |
600 | && bitsize % BITS_PER_UNIT == 0 | |
601 | && init_symbolic_number (n, TREE_OPERAND (rhs1, 0))) | |
602 | { | |
603 | /* Handle big-endian bit numbering in BIT_FIELD_REF. */ | |
604 | if (BYTES_BIG_ENDIAN) | |
605 | bitpos = TYPE_PRECISION (n->type) - bitpos - bitsize; | |
606 | ||
607 | /* Shift. */ | |
608 | if (!do_shift_rotate (RSHIFT_EXPR, n, bitpos)) | |
609 | return NULL; | |
610 | ||
611 | /* Mask. */ | |
612 | uint64_t mask = 0; | |
613 | uint64_t tmp = (1 << BITS_PER_UNIT) - 1; | |
614 | for (unsigned i = 0; i < bitsize / BITS_PER_UNIT; | |
615 | i++, tmp <<= BITS_PER_UNIT) | |
616 | mask |= (uint64_t) MARKER_MASK << (i * BITS_PER_MARKER); | |
617 | n->n &= mask; | |
618 | ||
619 | /* Convert. */ | |
620 | n->type = TREE_TYPE (rhs1); | |
621 | if (!n->base_addr) | |
622 | n->range = TYPE_PRECISION (n->type) / BITS_PER_UNIT; | |
623 | ||
624 | return verify_symbolic_number_p (n, stmt) ? stmt : NULL; | |
625 | } | |
626 | ||
627 | return NULL; | |
628 | } | |
629 | ||
630 | if (TREE_CODE (rhs1) != SSA_NAME) | |
631 | return NULL; | |
632 | ||
633 | code = gimple_assign_rhs_code (stmt); | |
634 | rhs_class = gimple_assign_rhs_class (stmt); | |
635 | rhs1_stmt = SSA_NAME_DEF_STMT (rhs1); | |
636 | ||
637 | if (rhs_class == GIMPLE_BINARY_RHS) | |
638 | rhs2 = gimple_assign_rhs2 (stmt); | |
639 | ||
640 | /* Handle unary rhs and binary rhs with integer constants as second | |
641 | operand. */ | |
642 | ||
643 | if (rhs_class == GIMPLE_UNARY_RHS | |
644 | || (rhs_class == GIMPLE_BINARY_RHS | |
645 | && TREE_CODE (rhs2) == INTEGER_CST)) | |
646 | { | |
647 | if (code != BIT_AND_EXPR | |
648 | && code != LSHIFT_EXPR | |
649 | && code != RSHIFT_EXPR | |
650 | && code != LROTATE_EXPR | |
651 | && code != RROTATE_EXPR | |
652 | && !CONVERT_EXPR_CODE_P (code)) | |
653 | return NULL; | |
654 | ||
655 | source_stmt1 = find_bswap_or_nop_1 (rhs1_stmt, n, limit - 1); | |
656 | ||
657 | /* If find_bswap_or_nop_1 returned NULL, STMT is a leaf node and | |
658 | we have to initialize the symbolic number. */ | |
659 | if (!source_stmt1) | |
660 | { | |
661 | if (gimple_assign_load_p (stmt) | |
662 | || !init_symbolic_number (n, rhs1)) | |
663 | return NULL; | |
664 | source_stmt1 = stmt; | |
665 | } | |
666 | ||
667 | switch (code) | |
668 | { | |
669 | case BIT_AND_EXPR: | |
670 | { | |
671 | int i, size = TYPE_PRECISION (n->type) / BITS_PER_UNIT; | |
672 | uint64_t val = int_cst_value (rhs2), mask = 0; | |
673 | uint64_t tmp = (1 << BITS_PER_UNIT) - 1; | |
674 | ||
675 | /* Only constants masking full bytes are allowed. */ | |
676 | for (i = 0; i < size; i++, tmp <<= BITS_PER_UNIT) | |
677 | if ((val & tmp) != 0 && (val & tmp) != tmp) | |
678 | return NULL; | |
679 | else if (val & tmp) | |
680 | mask |= (uint64_t) MARKER_MASK << (i * BITS_PER_MARKER); | |
681 | ||
682 | n->n &= mask; | |
683 | } | |
684 | break; | |
685 | case LSHIFT_EXPR: | |
686 | case RSHIFT_EXPR: | |
687 | case LROTATE_EXPR: | |
688 | case RROTATE_EXPR: | |
689 | if (!do_shift_rotate (code, n, (int) TREE_INT_CST_LOW (rhs2))) | |
690 | return NULL; | |
691 | break; | |
692 | CASE_CONVERT: | |
693 | { | |
694 | int i, type_size, old_type_size; | |
695 | tree type; | |
696 | ||
697 | type = gimple_expr_type (stmt); | |
698 | type_size = TYPE_PRECISION (type); | |
699 | if (type_size % BITS_PER_UNIT != 0) | |
700 | return NULL; | |
701 | type_size /= BITS_PER_UNIT; | |
702 | if (type_size > 64 / BITS_PER_MARKER) | |
703 | return NULL; | |
704 | ||
705 | /* Sign extension: result is dependent on the value. */ | |
706 | old_type_size = TYPE_PRECISION (n->type) / BITS_PER_UNIT; | |
707 | if (!TYPE_UNSIGNED (n->type) && type_size > old_type_size | |
708 | && HEAD_MARKER (n->n, old_type_size)) | |
709 | for (i = 0; i < type_size - old_type_size; i++) | |
710 | n->n |= (uint64_t) MARKER_BYTE_UNKNOWN | |
711 | << ((type_size - 1 - i) * BITS_PER_MARKER); | |
712 | ||
713 | if (type_size < 64 / BITS_PER_MARKER) | |
714 | { | |
715 | /* If STMT casts to a smaller type mask out the bits not | |
716 | belonging to the target type. */ | |
717 | n->n &= ((uint64_t) 1 << (type_size * BITS_PER_MARKER)) - 1; | |
718 | } | |
719 | n->type = type; | |
720 | if (!n->base_addr) | |
721 | n->range = type_size; | |
722 | } | |
723 | break; | |
724 | default: | |
725 | return NULL; | |
726 | }; | |
727 | return verify_symbolic_number_p (n, stmt) ? source_stmt1 : NULL; | |
728 | } | |
729 | ||
730 | /* Handle binary rhs. */ | |
731 | ||
732 | if (rhs_class == GIMPLE_BINARY_RHS) | |
733 | { | |
734 | struct symbolic_number n1, n2; | |
735 | gimple *source_stmt, *source_stmt2; | |
736 | ||
737 | if (code != BIT_IOR_EXPR) | |
738 | return NULL; | |
739 | ||
740 | if (TREE_CODE (rhs2) != SSA_NAME) | |
741 | return NULL; | |
742 | ||
743 | rhs2_stmt = SSA_NAME_DEF_STMT (rhs2); | |
744 | ||
745 | switch (code) | |
746 | { | |
747 | case BIT_IOR_EXPR: | |
748 | source_stmt1 = find_bswap_or_nop_1 (rhs1_stmt, &n1, limit - 1); | |
749 | ||
750 | if (!source_stmt1) | |
751 | return NULL; | |
752 | ||
753 | source_stmt2 = find_bswap_or_nop_1 (rhs2_stmt, &n2, limit - 1); | |
754 | ||
755 | if (!source_stmt2) | |
756 | return NULL; | |
757 | ||
758 | if (TYPE_PRECISION (n1.type) != TYPE_PRECISION (n2.type)) | |
759 | return NULL; | |
760 | ||
509ab8cd | 761 | if (n1.vuse != n2.vuse) |
4aba7bd3 | 762 | return NULL; |
763 | ||
764 | source_stmt | |
765 | = perform_symbolic_merge (source_stmt1, &n1, source_stmt2, &n2, n); | |
766 | ||
767 | if (!source_stmt) | |
768 | return NULL; | |
769 | ||
770 | if (!verify_symbolic_number_p (n, stmt)) | |
771 | return NULL; | |
772 | ||
773 | break; | |
774 | default: | |
775 | return NULL; | |
776 | } | |
777 | return source_stmt; | |
778 | } | |
779 | return NULL; | |
780 | } | |
781 | ||
509ab8cd | 782 | /* Helper for find_bswap_or_nop and try_coalesce_bswap to compute |
783 | *CMPXCHG, *CMPNOP and adjust *N. */ | |
4aba7bd3 | 784 | |
509ab8cd | 785 | void |
786 | find_bswap_or_nop_finalize (struct symbolic_number *n, uint64_t *cmpxchg, | |
787 | uint64_t *cmpnop) | |
4aba7bd3 | 788 | { |
789 | unsigned rsize; | |
790 | uint64_t tmpn, mask; | |
4aba7bd3 | 791 | |
509ab8cd | 792 | /* The number which the find_bswap_or_nop_1 result should match in order |
793 | to have a full byte swap. The number is shifted to the right | |
794 | according to the size of the symbolic number before using it. */ | |
795 | *cmpxchg = CMPXCHG; | |
796 | *cmpnop = CMPNOP; | |
4aba7bd3 | 797 | |
798 | /* Find real size of result (highest non-zero byte). */ | |
799 | if (n->base_addr) | |
800 | for (tmpn = n->n, rsize = 0; tmpn; tmpn >>= BITS_PER_MARKER, rsize++); | |
801 | else | |
802 | rsize = n->range; | |
803 | ||
804 | /* Zero out the bits corresponding to untouched bytes in original gimple | |
805 | expression. */ | |
806 | if (n->range < (int) sizeof (int64_t)) | |
807 | { | |
808 | mask = ((uint64_t) 1 << (n->range * BITS_PER_MARKER)) - 1; | |
509ab8cd | 809 | *cmpxchg >>= (64 / BITS_PER_MARKER - n->range) * BITS_PER_MARKER; |
810 | *cmpnop &= mask; | |
4aba7bd3 | 811 | } |
812 | ||
813 | /* Zero out the bits corresponding to unused bytes in the result of the | |
814 | gimple expression. */ | |
815 | if (rsize < n->range) | |
816 | { | |
817 | if (BYTES_BIG_ENDIAN) | |
818 | { | |
819 | mask = ((uint64_t) 1 << (rsize * BITS_PER_MARKER)) - 1; | |
509ab8cd | 820 | *cmpxchg &= mask; |
821 | *cmpnop >>= (n->range - rsize) * BITS_PER_MARKER; | |
4aba7bd3 | 822 | } |
823 | else | |
824 | { | |
825 | mask = ((uint64_t) 1 << (rsize * BITS_PER_MARKER)) - 1; | |
509ab8cd | 826 | *cmpxchg >>= (n->range - rsize) * BITS_PER_MARKER; |
827 | *cmpnop &= mask; | |
4aba7bd3 | 828 | } |
829 | n->range = rsize; | |
830 | } | |
831 | ||
509ab8cd | 832 | n->range *= BITS_PER_UNIT; |
833 | } | |
834 | ||
835 | /* Check if STMT completes a bswap implementation or a read in a given | |
836 | endianness consisting of ORs, SHIFTs and ANDs and sets *BSWAP | |
837 | accordingly. It also sets N to represent the kind of operations | |
838 | performed: size of the resulting expression and whether it works on | |
839 | a memory source, and if so alias-set and vuse. At last, the | |
840 | function returns a stmt whose rhs's first tree is the source | |
841 | expression. */ | |
842 | ||
843 | gimple * | |
844 | find_bswap_or_nop (gimple *stmt, struct symbolic_number *n, bool *bswap) | |
845 | { | |
846 | /* The last parameter determines the depth search limit. It usually | |
847 | correlates directly to the number n of bytes to be touched. We | |
848 | increase that number by log2(n) + 1 here in order to also | |
849 | cover signed -> unsigned conversions of the src operand as can be seen | |
850 | in libgcc, and for initial shift/and operation of the src operand. */ | |
851 | int limit = TREE_INT_CST_LOW (TYPE_SIZE_UNIT (gimple_expr_type (stmt))); | |
852 | limit += 1 + (int) ceil_log2 ((unsigned HOST_WIDE_INT) limit); | |
853 | gimple *ins_stmt = find_bswap_or_nop_1 (stmt, n, limit); | |
854 | ||
855 | if (!ins_stmt) | |
856 | return NULL; | |
857 | ||
858 | uint64_t cmpxchg, cmpnop; | |
859 | find_bswap_or_nop_finalize (n, &cmpxchg, &cmpnop); | |
860 | ||
4aba7bd3 | 861 | /* A complete byte swap should make the symbolic number to start with |
862 | the largest digit in the highest order byte. Unchanged symbolic | |
863 | number indicates a read with same endianness as target architecture. */ | |
864 | if (n->n == cmpnop) | |
865 | *bswap = false; | |
866 | else if (n->n == cmpxchg) | |
867 | *bswap = true; | |
868 | else | |
869 | return NULL; | |
870 | ||
871 | /* Useless bit manipulation performed by code. */ | |
872 | if (!n->base_addr && n->n == cmpnop && n->n_ops == 1) | |
873 | return NULL; | |
874 | ||
4aba7bd3 | 875 | return ins_stmt; |
876 | } | |
877 | ||
878 | const pass_data pass_data_optimize_bswap = | |
879 | { | |
880 | GIMPLE_PASS, /* type */ | |
881 | "bswap", /* name */ | |
882 | OPTGROUP_NONE, /* optinfo_flags */ | |
883 | TV_NONE, /* tv_id */ | |
884 | PROP_ssa, /* properties_required */ | |
885 | 0, /* properties_provided */ | |
886 | 0, /* properties_destroyed */ | |
887 | 0, /* todo_flags_start */ | |
888 | 0, /* todo_flags_finish */ | |
889 | }; | |
890 | ||
891 | class pass_optimize_bswap : public gimple_opt_pass | |
892 | { | |
893 | public: | |
894 | pass_optimize_bswap (gcc::context *ctxt) | |
895 | : gimple_opt_pass (pass_data_optimize_bswap, ctxt) | |
896 | {} | |
897 | ||
898 | /* opt_pass methods: */ | |
899 | virtual bool gate (function *) | |
900 | { | |
901 | return flag_expensive_optimizations && optimize && BITS_PER_UNIT == 8; | |
902 | } | |
903 | ||
904 | virtual unsigned int execute (function *); | |
905 | ||
906 | }; // class pass_optimize_bswap | |
907 | ||
908 | /* Perform the bswap optimization: replace the expression computed in the rhs | |
509ab8cd | 909 | of gsi_stmt (GSI) (or if NULL add instead of replace) by an equivalent |
910 | bswap, load or load + bswap expression. | |
4aba7bd3 | 911 | Which of these alternatives replace the rhs is given by N->base_addr (non |
912 | null if a load is needed) and BSWAP. The type, VUSE and set-alias of the | |
913 | load to perform are also given in N while the builtin bswap invoke is given | |
509ab8cd | 914 | in FNDEL. Finally, if a load is involved, INS_STMT refers to one of the |
915 | load statements involved to construct the rhs in gsi_stmt (GSI) and | |
916 | N->range gives the size of the rhs expression for maintaining some | |
917 | statistics. | |
4aba7bd3 | 918 | |
509ab8cd | 919 | Note that if the replacement involve a load and if gsi_stmt (GSI) is |
920 | non-NULL, that stmt is moved just after INS_STMT to do the load with the | |
921 | same VUSE which can lead to gsi_stmt (GSI) changing of basic block. */ | |
4aba7bd3 | 922 | |
509ab8cd | 923 | tree |
924 | bswap_replace (gimple_stmt_iterator gsi, gimple *ins_stmt, tree fndecl, | |
4aba7bd3 | 925 | tree bswap_type, tree load_type, struct symbolic_number *n, |
926 | bool bswap) | |
927 | { | |
509ab8cd | 928 | tree src, tmp, tgt = NULL_TREE; |
4aba7bd3 | 929 | gimple *bswap_stmt; |
930 | ||
509ab8cd | 931 | gimple *cur_stmt = gsi_stmt (gsi); |
4aba7bd3 | 932 | src = n->src; |
509ab8cd | 933 | if (cur_stmt) |
934 | tgt = gimple_assign_lhs (cur_stmt); | |
4aba7bd3 | 935 | |
936 | /* Need to load the value from memory first. */ | |
937 | if (n->base_addr) | |
938 | { | |
509ab8cd | 939 | gimple_stmt_iterator gsi_ins = gsi; |
940 | if (ins_stmt) | |
941 | gsi_ins = gsi_for_stmt (ins_stmt); | |
4aba7bd3 | 942 | tree addr_expr, addr_tmp, val_expr, val_tmp; |
943 | tree load_offset_ptr, aligned_load_type; | |
509ab8cd | 944 | gimple *load_stmt; |
945 | unsigned align = get_object_alignment (src); | |
08454aa5 | 946 | poly_int64 load_offset = 0; |
4aba7bd3 | 947 | |
509ab8cd | 948 | if (cur_stmt) |
949 | { | |
950 | basic_block ins_bb = gimple_bb (ins_stmt); | |
951 | basic_block cur_bb = gimple_bb (cur_stmt); | |
952 | if (!dominated_by_p (CDI_DOMINATORS, cur_bb, ins_bb)) | |
953 | return NULL_TREE; | |
954 | ||
955 | /* Move cur_stmt just before one of the load of the original | |
956 | to ensure it has the same VUSE. See PR61517 for what could | |
957 | go wrong. */ | |
958 | if (gimple_bb (cur_stmt) != gimple_bb (ins_stmt)) | |
959 | reset_flow_sensitive_info (gimple_assign_lhs (cur_stmt)); | |
960 | gsi_move_before (&gsi, &gsi_ins); | |
961 | gsi = gsi_for_stmt (cur_stmt); | |
962 | } | |
963 | else | |
964 | gsi = gsi_ins; | |
4aba7bd3 | 965 | |
966 | /* Compute address to load from and cast according to the size | |
967 | of the load. */ | |
509ab8cd | 968 | addr_expr = build_fold_addr_expr (src); |
4aba7bd3 | 969 | if (is_gimple_mem_ref_addr (addr_expr)) |
509ab8cd | 970 | addr_tmp = unshare_expr (addr_expr); |
4aba7bd3 | 971 | else |
972 | { | |
509ab8cd | 973 | addr_tmp = unshare_expr (n->base_addr); |
974 | if (!is_gimple_mem_ref_addr (addr_tmp)) | |
975 | addr_tmp = force_gimple_operand_gsi_1 (&gsi, addr_tmp, | |
976 | is_gimple_mem_ref_addr, | |
977 | NULL_TREE, true, | |
978 | GSI_SAME_STMT); | |
979 | load_offset = n->bytepos; | |
980 | if (n->offset) | |
981 | { | |
982 | tree off | |
983 | = force_gimple_operand_gsi (&gsi, unshare_expr (n->offset), | |
984 | true, NULL_TREE, true, | |
985 | GSI_SAME_STMT); | |
986 | gimple *stmt | |
987 | = gimple_build_assign (make_ssa_name (TREE_TYPE (addr_tmp)), | |
988 | POINTER_PLUS_EXPR, addr_tmp, off); | |
989 | gsi_insert_before (&gsi, stmt, GSI_SAME_STMT); | |
990 | addr_tmp = gimple_assign_lhs (stmt); | |
991 | } | |
4aba7bd3 | 992 | } |
993 | ||
994 | /* Perform the load. */ | |
995 | aligned_load_type = load_type; | |
996 | if (align < TYPE_ALIGN (load_type)) | |
997 | aligned_load_type = build_aligned_type (load_type, align); | |
998 | load_offset_ptr = build_int_cst (n->alias_set, load_offset); | |
999 | val_expr = fold_build2 (MEM_REF, aligned_load_type, addr_tmp, | |
1000 | load_offset_ptr); | |
1001 | ||
1002 | if (!bswap) | |
1003 | { | |
1004 | if (n->range == 16) | |
1005 | nop_stats.found_16bit++; | |
1006 | else if (n->range == 32) | |
1007 | nop_stats.found_32bit++; | |
1008 | else | |
1009 | { | |
1010 | gcc_assert (n->range == 64); | |
1011 | nop_stats.found_64bit++; | |
1012 | } | |
1013 | ||
1014 | /* Convert the result of load if necessary. */ | |
509ab8cd | 1015 | if (tgt && !useless_type_conversion_p (TREE_TYPE (tgt), load_type)) |
4aba7bd3 | 1016 | { |
1017 | val_tmp = make_temp_ssa_name (aligned_load_type, NULL, | |
1018 | "load_dst"); | |
1019 | load_stmt = gimple_build_assign (val_tmp, val_expr); | |
1020 | gimple_set_vuse (load_stmt, n->vuse); | |
1021 | gsi_insert_before (&gsi, load_stmt, GSI_SAME_STMT); | |
1022 | gimple_assign_set_rhs_with_ops (&gsi, NOP_EXPR, val_tmp); | |
509ab8cd | 1023 | update_stmt (cur_stmt); |
4aba7bd3 | 1024 | } |
509ab8cd | 1025 | else if (cur_stmt) |
4aba7bd3 | 1026 | { |
1027 | gimple_assign_set_rhs_with_ops (&gsi, MEM_REF, val_expr); | |
1028 | gimple_set_vuse (cur_stmt, n->vuse); | |
509ab8cd | 1029 | update_stmt (cur_stmt); |
1030 | } | |
1031 | else | |
1032 | { | |
1033 | tgt = make_ssa_name (load_type); | |
1034 | cur_stmt = gimple_build_assign (tgt, MEM_REF, val_expr); | |
1035 | gimple_set_vuse (cur_stmt, n->vuse); | |
1036 | gsi_insert_before (&gsi, cur_stmt, GSI_SAME_STMT); | |
4aba7bd3 | 1037 | } |
4aba7bd3 | 1038 | |
1039 | if (dump_file) | |
1040 | { | |
1041 | fprintf (dump_file, | |
1042 | "%d bit load in target endianness found at: ", | |
1043 | (int) n->range); | |
1044 | print_gimple_stmt (dump_file, cur_stmt, 0); | |
1045 | } | |
509ab8cd | 1046 | return tgt; |
4aba7bd3 | 1047 | } |
1048 | else | |
1049 | { | |
1050 | val_tmp = make_temp_ssa_name (aligned_load_type, NULL, "load_dst"); | |
1051 | load_stmt = gimple_build_assign (val_tmp, val_expr); | |
1052 | gimple_set_vuse (load_stmt, n->vuse); | |
1053 | gsi_insert_before (&gsi, load_stmt, GSI_SAME_STMT); | |
1054 | } | |
1055 | src = val_tmp; | |
1056 | } | |
1057 | else if (!bswap) | |
1058 | { | |
509ab8cd | 1059 | gimple *g = NULL; |
1060 | if (tgt && !useless_type_conversion_p (TREE_TYPE (tgt), TREE_TYPE (src))) | |
4aba7bd3 | 1061 | { |
1062 | if (!is_gimple_val (src)) | |
509ab8cd | 1063 | return NULL_TREE; |
4aba7bd3 | 1064 | g = gimple_build_assign (tgt, NOP_EXPR, src); |
1065 | } | |
509ab8cd | 1066 | else if (cur_stmt) |
4aba7bd3 | 1067 | g = gimple_build_assign (tgt, src); |
509ab8cd | 1068 | else |
1069 | tgt = src; | |
4aba7bd3 | 1070 | if (n->range == 16) |
1071 | nop_stats.found_16bit++; | |
1072 | else if (n->range == 32) | |
1073 | nop_stats.found_32bit++; | |
1074 | else | |
1075 | { | |
1076 | gcc_assert (n->range == 64); | |
1077 | nop_stats.found_64bit++; | |
1078 | } | |
1079 | if (dump_file) | |
1080 | { | |
1081 | fprintf (dump_file, | |
1082 | "%d bit reshuffle in target endianness found at: ", | |
1083 | (int) n->range); | |
509ab8cd | 1084 | if (cur_stmt) |
1085 | print_gimple_stmt (dump_file, cur_stmt, 0); | |
1086 | else | |
1087 | { | |
54e7de93 | 1088 | print_generic_expr (dump_file, tgt, TDF_NONE); |
509ab8cd | 1089 | fprintf (dump_file, "\n"); |
1090 | } | |
4aba7bd3 | 1091 | } |
509ab8cd | 1092 | if (cur_stmt) |
1093 | gsi_replace (&gsi, g, true); | |
1094 | return tgt; | |
4aba7bd3 | 1095 | } |
1096 | else if (TREE_CODE (src) == BIT_FIELD_REF) | |
1097 | src = TREE_OPERAND (src, 0); | |
1098 | ||
1099 | if (n->range == 16) | |
1100 | bswap_stats.found_16bit++; | |
1101 | else if (n->range == 32) | |
1102 | bswap_stats.found_32bit++; | |
1103 | else | |
1104 | { | |
1105 | gcc_assert (n->range == 64); | |
1106 | bswap_stats.found_64bit++; | |
1107 | } | |
1108 | ||
1109 | tmp = src; | |
1110 | ||
1111 | /* Convert the src expression if necessary. */ | |
1112 | if (!useless_type_conversion_p (TREE_TYPE (tmp), bswap_type)) | |
1113 | { | |
1114 | gimple *convert_stmt; | |
1115 | ||
1116 | tmp = make_temp_ssa_name (bswap_type, NULL, "bswapsrc"); | |
1117 | convert_stmt = gimple_build_assign (tmp, NOP_EXPR, src); | |
1118 | gsi_insert_before (&gsi, convert_stmt, GSI_SAME_STMT); | |
1119 | } | |
1120 | ||
1121 | /* Canonical form for 16 bit bswap is a rotate expression. Only 16bit values | |
1122 | are considered as rotation of 2N bit values by N bits is generally not | |
1123 | equivalent to a bswap. Consider for instance 0x01020304 r>> 16 which | |
1124 | gives 0x03040102 while a bswap for that value is 0x04030201. */ | |
1125 | if (bswap && n->range == 16) | |
1126 | { | |
1127 | tree count = build_int_cst (NULL, BITS_PER_UNIT); | |
1128 | src = fold_build2 (LROTATE_EXPR, bswap_type, tmp, count); | |
1129 | bswap_stmt = gimple_build_assign (NULL, src); | |
1130 | } | |
1131 | else | |
1132 | bswap_stmt = gimple_build_call (fndecl, 1, tmp); | |
1133 | ||
509ab8cd | 1134 | if (tgt == NULL_TREE) |
1135 | tgt = make_ssa_name (bswap_type); | |
4aba7bd3 | 1136 | tmp = tgt; |
1137 | ||
1138 | /* Convert the result if necessary. */ | |
1139 | if (!useless_type_conversion_p (TREE_TYPE (tgt), bswap_type)) | |
1140 | { | |
1141 | gimple *convert_stmt; | |
1142 | ||
1143 | tmp = make_temp_ssa_name (bswap_type, NULL, "bswapdst"); | |
1144 | convert_stmt = gimple_build_assign (tgt, NOP_EXPR, tmp); | |
1145 | gsi_insert_after (&gsi, convert_stmt, GSI_SAME_STMT); | |
1146 | } | |
1147 | ||
1148 | gimple_set_lhs (bswap_stmt, tmp); | |
1149 | ||
1150 | if (dump_file) | |
1151 | { | |
1152 | fprintf (dump_file, "%d bit bswap implementation found at: ", | |
1153 | (int) n->range); | |
509ab8cd | 1154 | if (cur_stmt) |
1155 | print_gimple_stmt (dump_file, cur_stmt, 0); | |
1156 | else | |
1157 | { | |
54e7de93 | 1158 | print_generic_expr (dump_file, tgt, TDF_NONE); |
509ab8cd | 1159 | fprintf (dump_file, "\n"); |
1160 | } | |
4aba7bd3 | 1161 | } |
1162 | ||
509ab8cd | 1163 | if (cur_stmt) |
1164 | { | |
1165 | gsi_insert_after (&gsi, bswap_stmt, GSI_SAME_STMT); | |
1166 | gsi_remove (&gsi, true); | |
1167 | } | |
1168 | else | |
1169 | gsi_insert_before (&gsi, bswap_stmt, GSI_SAME_STMT); | |
1170 | return tgt; | |
4aba7bd3 | 1171 | } |
1172 | ||
1173 | /* Find manual byte swap implementations as well as load in a given | |
1174 | endianness. Byte swaps are turned into a bswap builtin invokation | |
1175 | while endian loads are converted to bswap builtin invokation or | |
1176 | simple load according to the target endianness. */ | |
1177 | ||
1178 | unsigned int | |
1179 | pass_optimize_bswap::execute (function *fun) | |
1180 | { | |
1181 | basic_block bb; | |
1182 | bool bswap32_p, bswap64_p; | |
1183 | bool changed = false; | |
1184 | tree bswap32_type = NULL_TREE, bswap64_type = NULL_TREE; | |
1185 | ||
1186 | bswap32_p = (builtin_decl_explicit_p (BUILT_IN_BSWAP32) | |
1187 | && optab_handler (bswap_optab, SImode) != CODE_FOR_nothing); | |
1188 | bswap64_p = (builtin_decl_explicit_p (BUILT_IN_BSWAP64) | |
1189 | && (optab_handler (bswap_optab, DImode) != CODE_FOR_nothing | |
1190 | || (bswap32_p && word_mode == SImode))); | |
1191 | ||
1192 | /* Determine the argument type of the builtins. The code later on | |
1193 | assumes that the return and argument type are the same. */ | |
1194 | if (bswap32_p) | |
1195 | { | |
1196 | tree fndecl = builtin_decl_explicit (BUILT_IN_BSWAP32); | |
1197 | bswap32_type = TREE_VALUE (TYPE_ARG_TYPES (TREE_TYPE (fndecl))); | |
1198 | } | |
1199 | ||
1200 | if (bswap64_p) | |
1201 | { | |
1202 | tree fndecl = builtin_decl_explicit (BUILT_IN_BSWAP64); | |
1203 | bswap64_type = TREE_VALUE (TYPE_ARG_TYPES (TREE_TYPE (fndecl))); | |
1204 | } | |
1205 | ||
1206 | memset (&nop_stats, 0, sizeof (nop_stats)); | |
1207 | memset (&bswap_stats, 0, sizeof (bswap_stats)); | |
1208 | calculate_dominance_info (CDI_DOMINATORS); | |
1209 | ||
1210 | FOR_EACH_BB_FN (bb, fun) | |
1211 | { | |
1212 | gimple_stmt_iterator gsi; | |
1213 | ||
1214 | /* We do a reverse scan for bswap patterns to make sure we get the | |
1215 | widest match. As bswap pattern matching doesn't handle previously | |
1216 | inserted smaller bswap replacements as sub-patterns, the wider | |
1217 | variant wouldn't be detected. */ | |
1218 | for (gsi = gsi_last_bb (bb); !gsi_end_p (gsi);) | |
1219 | { | |
1220 | gimple *ins_stmt, *cur_stmt = gsi_stmt (gsi); | |
1221 | tree fndecl = NULL_TREE, bswap_type = NULL_TREE, load_type; | |
1222 | enum tree_code code; | |
1223 | struct symbolic_number n; | |
1224 | bool bswap; | |
1225 | ||
1226 | /* This gsi_prev (&gsi) is not part of the for loop because cur_stmt | |
1227 | might be moved to a different basic block by bswap_replace and gsi | |
1228 | must not points to it if that's the case. Moving the gsi_prev | |
1229 | there make sure that gsi points to the statement previous to | |
1230 | cur_stmt while still making sure that all statements are | |
1231 | considered in this basic block. */ | |
1232 | gsi_prev (&gsi); | |
1233 | ||
1234 | if (!is_gimple_assign (cur_stmt)) | |
1235 | continue; | |
1236 | ||
1237 | code = gimple_assign_rhs_code (cur_stmt); | |
1238 | switch (code) | |
1239 | { | |
1240 | case LROTATE_EXPR: | |
1241 | case RROTATE_EXPR: | |
1242 | if (!tree_fits_uhwi_p (gimple_assign_rhs2 (cur_stmt)) | |
1243 | || tree_to_uhwi (gimple_assign_rhs2 (cur_stmt)) | |
1244 | % BITS_PER_UNIT) | |
1245 | continue; | |
1246 | /* Fall through. */ | |
1247 | case BIT_IOR_EXPR: | |
1248 | break; | |
1249 | default: | |
1250 | continue; | |
1251 | } | |
1252 | ||
1253 | ins_stmt = find_bswap_or_nop (cur_stmt, &n, &bswap); | |
1254 | ||
1255 | if (!ins_stmt) | |
1256 | continue; | |
1257 | ||
1258 | switch (n.range) | |
1259 | { | |
1260 | case 16: | |
1261 | /* Already in canonical form, nothing to do. */ | |
1262 | if (code == LROTATE_EXPR || code == RROTATE_EXPR) | |
1263 | continue; | |
1264 | load_type = bswap_type = uint16_type_node; | |
1265 | break; | |
1266 | case 32: | |
1267 | load_type = uint32_type_node; | |
1268 | if (bswap32_p) | |
1269 | { | |
1270 | fndecl = builtin_decl_explicit (BUILT_IN_BSWAP32); | |
1271 | bswap_type = bswap32_type; | |
1272 | } | |
1273 | break; | |
1274 | case 64: | |
1275 | load_type = uint64_type_node; | |
1276 | if (bswap64_p) | |
1277 | { | |
1278 | fndecl = builtin_decl_explicit (BUILT_IN_BSWAP64); | |
1279 | bswap_type = bswap64_type; | |
1280 | } | |
1281 | break; | |
1282 | default: | |
1283 | continue; | |
1284 | } | |
1285 | ||
1286 | if (bswap && !fndecl && n.range != 16) | |
1287 | continue; | |
1288 | ||
509ab8cd | 1289 | if (bswap_replace (gsi_for_stmt (cur_stmt), ins_stmt, fndecl, |
1290 | bswap_type, load_type, &n, bswap)) | |
4aba7bd3 | 1291 | changed = true; |
1292 | } | |
1293 | } | |
1294 | ||
1295 | statistics_counter_event (fun, "16-bit nop implementations found", | |
1296 | nop_stats.found_16bit); | |
1297 | statistics_counter_event (fun, "32-bit nop implementations found", | |
1298 | nop_stats.found_32bit); | |
1299 | statistics_counter_event (fun, "64-bit nop implementations found", | |
1300 | nop_stats.found_64bit); | |
1301 | statistics_counter_event (fun, "16-bit bswap implementations found", | |
1302 | bswap_stats.found_16bit); | |
1303 | statistics_counter_event (fun, "32-bit bswap implementations found", | |
1304 | bswap_stats.found_32bit); | |
1305 | statistics_counter_event (fun, "64-bit bswap implementations found", | |
1306 | bswap_stats.found_64bit); | |
1307 | ||
1308 | return (changed ? TODO_update_ssa : 0); | |
1309 | } | |
1310 | ||
1311 | } // anon namespace | |
1312 | ||
1313 | gimple_opt_pass * | |
1314 | make_pass_optimize_bswap (gcc::context *ctxt) | |
1315 | { | |
1316 | return new pass_optimize_bswap (ctxt); | |
1317 | } | |
1318 | ||
1319 | namespace { | |
1320 | ||
9991d1d3 | 1321 | /* Struct recording one operand for the store, which is either a constant, |
10f0d48d | 1322 | then VAL represents the constant and all the other fields are zero, or |
1323 | a memory load, then VAL represents the reference, BASE_ADDR is non-NULL | |
1324 | and the other fields also reflect the memory load, or an SSA name, then | |
1325 | VAL represents the SSA name and all the other fields are zero, */ | |
9991d1d3 | 1326 | |
1327 | struct store_operand_info | |
1328 | { | |
1329 | tree val; | |
1330 | tree base_addr; | |
e61263f2 | 1331 | poly_uint64 bitsize; |
1332 | poly_uint64 bitpos; | |
1333 | poly_uint64 bitregion_start; | |
1334 | poly_uint64 bitregion_end; | |
9991d1d3 | 1335 | gimple *stmt; |
c35548ce | 1336 | bool bit_not_p; |
9991d1d3 | 1337 | store_operand_info (); |
1338 | }; | |
1339 | ||
1340 | store_operand_info::store_operand_info () | |
1341 | : val (NULL_TREE), base_addr (NULL_TREE), bitsize (0), bitpos (0), | |
c35548ce | 1342 | bitregion_start (0), bitregion_end (0), stmt (NULL), bit_not_p (false) |
9991d1d3 | 1343 | { |
1344 | } | |
1345 | ||
3d3e04ac | 1346 | /* Struct recording the information about a single store of an immediate |
1347 | to memory. These are created in the first phase and coalesced into | |
1348 | merged_store_group objects in the second phase. */ | |
1349 | ||
1350 | struct store_immediate_info | |
1351 | { | |
1352 | unsigned HOST_WIDE_INT bitsize; | |
1353 | unsigned HOST_WIDE_INT bitpos; | |
902cb3b7 | 1354 | unsigned HOST_WIDE_INT bitregion_start; |
1355 | /* This is one past the last bit of the bit region. */ | |
1356 | unsigned HOST_WIDE_INT bitregion_end; | |
3d3e04ac | 1357 | gimple *stmt; |
1358 | unsigned int order; | |
10f0d48d | 1359 | /* INTEGER_CST for constant stores, MEM_REF for memory copy, |
1360 | BIT_*_EXPR for logical bitwise operation, BIT_INSERT_EXPR | |
1361 | for bit insertion. | |
509ab8cd | 1362 | LROTATE_EXPR if it can be only bswap optimized and |
1363 | ops are not really meaningful. | |
1364 | NOP_EXPR if bswap optimization detected identity, ops | |
1365 | are not meaningful. */ | |
9991d1d3 | 1366 | enum tree_code rhs_code; |
509ab8cd | 1367 | /* Two fields for bswap optimization purposes. */ |
1368 | struct symbolic_number n; | |
1369 | gimple *ins_stmt; | |
aa0a1d29 | 1370 | /* True if BIT_{AND,IOR,XOR}_EXPR result is inverted before storing. */ |
832a73b9 | 1371 | bool bit_not_p; |
aa0a1d29 | 1372 | /* True if ops have been swapped and thus ops[1] represents |
1373 | rhs1 of BIT_{AND,IOR,XOR}_EXPR and ops[0] represents rhs2. */ | |
1374 | bool ops_swapped_p; | |
9991d1d3 | 1375 | /* Operands. For BIT_*_EXPR rhs_code both operands are used, otherwise |
1376 | just the first one. */ | |
1377 | store_operand_info ops[2]; | |
f85e7cb7 | 1378 | store_immediate_info (unsigned HOST_WIDE_INT, unsigned HOST_WIDE_INT, |
902cb3b7 | 1379 | unsigned HOST_WIDE_INT, unsigned HOST_WIDE_INT, |
509ab8cd | 1380 | gimple *, unsigned int, enum tree_code, |
1381 | struct symbolic_number &, gimple *, bool, | |
9991d1d3 | 1382 | const store_operand_info &, |
1383 | const store_operand_info &); | |
3d3e04ac | 1384 | }; |
1385 | ||
1386 | store_immediate_info::store_immediate_info (unsigned HOST_WIDE_INT bs, | |
f85e7cb7 | 1387 | unsigned HOST_WIDE_INT bp, |
902cb3b7 | 1388 | unsigned HOST_WIDE_INT brs, |
1389 | unsigned HOST_WIDE_INT bre, | |
f85e7cb7 | 1390 | gimple *st, |
9991d1d3 | 1391 | unsigned int ord, |
1392 | enum tree_code rhscode, | |
509ab8cd | 1393 | struct symbolic_number &nr, |
1394 | gimple *ins_stmtp, | |
832a73b9 | 1395 | bool bitnotp, |
9991d1d3 | 1396 | const store_operand_info &op0r, |
1397 | const store_operand_info &op1r) | |
902cb3b7 | 1398 | : bitsize (bs), bitpos (bp), bitregion_start (brs), bitregion_end (bre), |
509ab8cd | 1399 | stmt (st), order (ord), rhs_code (rhscode), n (nr), |
1400 | ins_stmt (ins_stmtp), bit_not_p (bitnotp), ops_swapped_p (false) | |
9991d1d3 | 1401 | #if __cplusplus >= 201103L |
1402 | , ops { op0r, op1r } | |
1403 | { | |
1404 | } | |
1405 | #else | |
3d3e04ac | 1406 | { |
9991d1d3 | 1407 | ops[0] = op0r; |
1408 | ops[1] = op1r; | |
3d3e04ac | 1409 | } |
9991d1d3 | 1410 | #endif |
3d3e04ac | 1411 | |
1412 | /* Struct representing a group of stores to contiguous memory locations. | |
1413 | These are produced by the second phase (coalescing) and consumed in the | |
1414 | third phase that outputs the widened stores. */ | |
1415 | ||
1416 | struct merged_store_group | |
1417 | { | |
1418 | unsigned HOST_WIDE_INT start; | |
1419 | unsigned HOST_WIDE_INT width; | |
902cb3b7 | 1420 | unsigned HOST_WIDE_INT bitregion_start; |
1421 | unsigned HOST_WIDE_INT bitregion_end; | |
1422 | /* The size of the allocated memory for val and mask. */ | |
3d3e04ac | 1423 | unsigned HOST_WIDE_INT buf_size; |
902cb3b7 | 1424 | unsigned HOST_WIDE_INT align_base; |
e61263f2 | 1425 | poly_uint64 load_align_base[2]; |
3d3e04ac | 1426 | |
1427 | unsigned int align; | |
9991d1d3 | 1428 | unsigned int load_align[2]; |
3d3e04ac | 1429 | unsigned int first_order; |
1430 | unsigned int last_order; | |
f9ceb302 | 1431 | bool bit_insertion; |
e580254a | 1432 | bool only_constants; |
1433 | unsigned int first_nonmergeable_order; | |
3d3e04ac | 1434 | |
902cb3b7 | 1435 | auto_vec<store_immediate_info *> stores; |
3d3e04ac | 1436 | /* We record the first and last original statements in the sequence because |
1437 | we'll need their vuse/vdef and replacement position. It's easier to keep | |
1438 | track of them separately as 'stores' is reordered by apply_stores. */ | |
1439 | gimple *last_stmt; | |
1440 | gimple *first_stmt; | |
1441 | unsigned char *val; | |
902cb3b7 | 1442 | unsigned char *mask; |
3d3e04ac | 1443 | |
1444 | merged_store_group (store_immediate_info *); | |
1445 | ~merged_store_group (); | |
f9ceb302 | 1446 | bool can_be_merged_into (store_immediate_info *); |
3d3e04ac | 1447 | void merge_into (store_immediate_info *); |
1448 | void merge_overlapping (store_immediate_info *); | |
1449 | bool apply_stores (); | |
902cb3b7 | 1450 | private: |
1451 | void do_merge (store_immediate_info *); | |
3d3e04ac | 1452 | }; |
1453 | ||
1454 | /* Debug helper. Dump LEN elements of byte array PTR to FD in hex. */ | |
1455 | ||
1456 | static void | |
1457 | dump_char_array (FILE *fd, unsigned char *ptr, unsigned int len) | |
1458 | { | |
1459 | if (!fd) | |
1460 | return; | |
1461 | ||
1462 | for (unsigned int i = 0; i < len; i++) | |
10f0d48d | 1463 | fprintf (fd, "%02x ", ptr[i]); |
3d3e04ac | 1464 | fprintf (fd, "\n"); |
1465 | } | |
1466 | ||
3d3e04ac | 1467 | /* Shift left the bytes in PTR of SZ elements by AMNT bits, carrying over the |
1468 | bits between adjacent elements. AMNT should be within | |
1469 | [0, BITS_PER_UNIT). | |
1470 | Example, AMNT = 2: | |
1471 | 00011111|11100000 << 2 = 01111111|10000000 | |
1472 | PTR[1] | PTR[0] PTR[1] | PTR[0]. */ | |
1473 | ||
1474 | static void | |
1475 | shift_bytes_in_array (unsigned char *ptr, unsigned int sz, unsigned int amnt) | |
1476 | { | |
1477 | if (amnt == 0) | |
1478 | return; | |
1479 | ||
1480 | unsigned char carry_over = 0U; | |
b1c71535 | 1481 | unsigned char carry_mask = (~0U) << (unsigned char) (BITS_PER_UNIT - amnt); |
3d3e04ac | 1482 | unsigned char clear_mask = (~0U) << amnt; |
1483 | ||
1484 | for (unsigned int i = 0; i < sz; i++) | |
1485 | { | |
1486 | unsigned prev_carry_over = carry_over; | |
b1c71535 | 1487 | carry_over = (ptr[i] & carry_mask) >> (BITS_PER_UNIT - amnt); |
3d3e04ac | 1488 | |
1489 | ptr[i] <<= amnt; | |
1490 | if (i != 0) | |
1491 | { | |
1492 | ptr[i] &= clear_mask; | |
1493 | ptr[i] |= prev_carry_over; | |
1494 | } | |
1495 | } | |
1496 | } | |
1497 | ||
1498 | /* Like shift_bytes_in_array but for big-endian. | |
1499 | Shift right the bytes in PTR of SZ elements by AMNT bits, carrying over the | |
1500 | bits between adjacent elements. AMNT should be within | |
1501 | [0, BITS_PER_UNIT). | |
1502 | Example, AMNT = 2: | |
1503 | 00011111|11100000 >> 2 = 00000111|11111000 | |
1504 | PTR[0] | PTR[1] PTR[0] | PTR[1]. */ | |
1505 | ||
1506 | static void | |
1507 | shift_bytes_in_array_right (unsigned char *ptr, unsigned int sz, | |
1508 | unsigned int amnt) | |
1509 | { | |
1510 | if (amnt == 0) | |
1511 | return; | |
1512 | ||
1513 | unsigned char carry_over = 0U; | |
1514 | unsigned char carry_mask = ~(~0U << amnt); | |
1515 | ||
1516 | for (unsigned int i = 0; i < sz; i++) | |
1517 | { | |
1518 | unsigned prev_carry_over = carry_over; | |
b1c71535 | 1519 | carry_over = ptr[i] & carry_mask; |
3d3e04ac | 1520 | |
a425d9af | 1521 | carry_over <<= (unsigned char) BITS_PER_UNIT - amnt; |
1522 | ptr[i] >>= amnt; | |
1523 | ptr[i] |= prev_carry_over; | |
3d3e04ac | 1524 | } |
1525 | } | |
1526 | ||
1527 | /* Clear out LEN bits starting from bit START in the byte array | |
1528 | PTR. This clears the bits to the *right* from START. | |
1529 | START must be within [0, BITS_PER_UNIT) and counts starting from | |
1530 | the least significant bit. */ | |
1531 | ||
1532 | static void | |
1533 | clear_bit_region_be (unsigned char *ptr, unsigned int start, | |
1534 | unsigned int len) | |
1535 | { | |
1536 | if (len == 0) | |
1537 | return; | |
1538 | /* Clear len bits to the right of start. */ | |
1539 | else if (len <= start + 1) | |
1540 | { | |
1541 | unsigned char mask = (~(~0U << len)); | |
1542 | mask = mask << (start + 1U - len); | |
1543 | ptr[0] &= ~mask; | |
1544 | } | |
1545 | else if (start != BITS_PER_UNIT - 1) | |
1546 | { | |
1547 | clear_bit_region_be (ptr, start, (start % BITS_PER_UNIT) + 1); | |
1548 | clear_bit_region_be (ptr + 1, BITS_PER_UNIT - 1, | |
1549 | len - (start % BITS_PER_UNIT) - 1); | |
1550 | } | |
1551 | else if (start == BITS_PER_UNIT - 1 | |
1552 | && len > BITS_PER_UNIT) | |
1553 | { | |
1554 | unsigned int nbytes = len / BITS_PER_UNIT; | |
902cb3b7 | 1555 | memset (ptr, 0, nbytes); |
3d3e04ac | 1556 | if (len % BITS_PER_UNIT != 0) |
1557 | clear_bit_region_be (ptr + nbytes, BITS_PER_UNIT - 1, | |
1558 | len % BITS_PER_UNIT); | |
1559 | } | |
1560 | else | |
1561 | gcc_unreachable (); | |
1562 | } | |
1563 | ||
1564 | /* In the byte array PTR clear the bit region starting at bit | |
1565 | START and is LEN bits wide. | |
1566 | For regions spanning multiple bytes do this recursively until we reach | |
1567 | zero LEN or a region contained within a single byte. */ | |
1568 | ||
1569 | static void | |
1570 | clear_bit_region (unsigned char *ptr, unsigned int start, | |
1571 | unsigned int len) | |
1572 | { | |
1573 | /* Degenerate base case. */ | |
1574 | if (len == 0) | |
1575 | return; | |
1576 | else if (start >= BITS_PER_UNIT) | |
1577 | clear_bit_region (ptr + 1, start - BITS_PER_UNIT, len); | |
1578 | /* Second base case. */ | |
1579 | else if ((start + len) <= BITS_PER_UNIT) | |
1580 | { | |
b1c71535 | 1581 | unsigned char mask = (~0U) << (unsigned char) (BITS_PER_UNIT - len); |
3d3e04ac | 1582 | mask >>= BITS_PER_UNIT - (start + len); |
1583 | ||
1584 | ptr[0] &= ~mask; | |
1585 | ||
1586 | return; | |
1587 | } | |
1588 | /* Clear most significant bits in a byte and proceed with the next byte. */ | |
1589 | else if (start != 0) | |
1590 | { | |
1591 | clear_bit_region (ptr, start, BITS_PER_UNIT - start); | |
3d6071e9 | 1592 | clear_bit_region (ptr + 1, 0, len - (BITS_PER_UNIT - start)); |
3d3e04ac | 1593 | } |
1594 | /* Whole bytes need to be cleared. */ | |
1595 | else if (start == 0 && len > BITS_PER_UNIT) | |
1596 | { | |
1597 | unsigned int nbytes = len / BITS_PER_UNIT; | |
7839cdcc | 1598 | /* We could recurse on each byte but we clear whole bytes, so a simple |
1599 | memset will do. */ | |
b1c71535 | 1600 | memset (ptr, '\0', nbytes); |
3d3e04ac | 1601 | /* Clear the remaining sub-byte region if there is one. */ |
1602 | if (len % BITS_PER_UNIT != 0) | |
1603 | clear_bit_region (ptr + nbytes, 0, len % BITS_PER_UNIT); | |
1604 | } | |
1605 | else | |
1606 | gcc_unreachable (); | |
1607 | } | |
1608 | ||
1609 | /* Write BITLEN bits of EXPR to the byte array PTR at | |
1610 | bit position BITPOS. PTR should contain TOTAL_BYTES elements. | |
1611 | Return true if the operation succeeded. */ | |
1612 | ||
1613 | static bool | |
1614 | encode_tree_to_bitpos (tree expr, unsigned char *ptr, int bitlen, int bitpos, | |
b1c71535 | 1615 | unsigned int total_bytes) |
3d3e04ac | 1616 | { |
1617 | unsigned int first_byte = bitpos / BITS_PER_UNIT; | |
a425d9af | 1618 | bool sub_byte_op_p = ((bitlen % BITS_PER_UNIT) |
1619 | || (bitpos % BITS_PER_UNIT) | |
517be012 | 1620 | || !int_mode_for_size (bitlen, 0).exists ()); |
e1eef457 | 1621 | bool empty_ctor_p |
1622 | = (TREE_CODE (expr) == CONSTRUCTOR | |
1623 | && CONSTRUCTOR_NELTS (expr) == 0 | |
1624 | && TYPE_SIZE_UNIT (TREE_TYPE (expr)) | |
1625 | && tree_fits_uhwi_p (TYPE_SIZE_UNIT (TREE_TYPE (expr)))); | |
3d3e04ac | 1626 | |
1627 | if (!sub_byte_op_p) | |
e1eef457 | 1628 | { |
1629 | if (first_byte >= total_bytes) | |
1630 | return false; | |
1631 | total_bytes -= first_byte; | |
1632 | if (empty_ctor_p) | |
1633 | { | |
1634 | unsigned HOST_WIDE_INT rhs_bytes | |
1635 | = tree_to_uhwi (TYPE_SIZE_UNIT (TREE_TYPE (expr))); | |
1636 | if (rhs_bytes > total_bytes) | |
1637 | return false; | |
1638 | memset (ptr + first_byte, '\0', rhs_bytes); | |
1639 | return true; | |
1640 | } | |
1641 | return native_encode_expr (expr, ptr + first_byte, total_bytes) != 0; | |
1642 | } | |
3d3e04ac | 1643 | |
1644 | /* LITTLE-ENDIAN | |
1645 | We are writing a non byte-sized quantity or at a position that is not | |
1646 | at a byte boundary. | |
1647 | |--------|--------|--------| ptr + first_byte | |
1648 | ^ ^ | |
1649 | xxx xxxxxxxx xxx< bp> | |
1650 | |______EXPR____| | |
1651 | ||
b1c71535 | 1652 | First native_encode_expr EXPR into a temporary buffer and shift each |
3d3e04ac | 1653 | byte in the buffer by 'bp' (carrying the bits over as necessary). |
1654 | |00000000|00xxxxxx|xxxxxxxx| << bp = |000xxxxx|xxxxxxxx|xxx00000| | |
1655 | <------bitlen---->< bp> | |
1656 | Then we clear the destination bits: | |
1657 | |---00000|00000000|000-----| ptr + first_byte | |
1658 | <-------bitlen--->< bp> | |
1659 | ||
1660 | Finally we ORR the bytes of the shifted EXPR into the cleared region: | |
1661 | |---xxxxx||xxxxxxxx||xxx-----| ptr + first_byte. | |
1662 | ||
1663 | BIG-ENDIAN | |
1664 | We are writing a non byte-sized quantity or at a position that is not | |
1665 | at a byte boundary. | |
1666 | ptr + first_byte |--------|--------|--------| | |
1667 | ^ ^ | |
1668 | <bp >xxx xxxxxxxx xxx | |
1669 | |_____EXPR_____| | |
1670 | ||
b1c71535 | 1671 | First native_encode_expr EXPR into a temporary buffer and shift each |
3d3e04ac | 1672 | byte in the buffer to the right by (carrying the bits over as necessary). |
1673 | We shift by as much as needed to align the most significant bit of EXPR | |
1674 | with bitpos: | |
1675 | |00xxxxxx|xxxxxxxx| >> 3 = |00000xxx|xxxxxxxx|xxxxx000| | |
1676 | <---bitlen----> <bp ><-----bitlen-----> | |
1677 | Then we clear the destination bits: | |
1678 | ptr + first_byte |-----000||00000000||00000---| | |
1679 | <bp ><-------bitlen-----> | |
1680 | ||
1681 | Finally we ORR the bytes of the shifted EXPR into the cleared region: | |
1682 | ptr + first_byte |---xxxxx||xxxxxxxx||xxx-----|. | |
1683 | The awkwardness comes from the fact that bitpos is counted from the | |
1684 | most significant bit of a byte. */ | |
1685 | ||
d2401312 | 1686 | /* We must be dealing with fixed-size data at this point, since the |
1687 | total size is also fixed. */ | |
e1eef457 | 1688 | unsigned int byte_size; |
1689 | if (empty_ctor_p) | |
1690 | { | |
1691 | unsigned HOST_WIDE_INT rhs_bytes | |
1692 | = tree_to_uhwi (TYPE_SIZE_UNIT (TREE_TYPE (expr))); | |
1693 | if (rhs_bytes > total_bytes) | |
1694 | return false; | |
1695 | byte_size = rhs_bytes; | |
1696 | } | |
1697 | else | |
1698 | { | |
1699 | fixed_size_mode mode | |
1700 | = as_a <fixed_size_mode> (TYPE_MODE (TREE_TYPE (expr))); | |
1701 | byte_size = GET_MODE_SIZE (mode); | |
1702 | } | |
3d3e04ac | 1703 | /* Allocate an extra byte so that we have space to shift into. */ |
e1eef457 | 1704 | byte_size++; |
3d3e04ac | 1705 | unsigned char *tmpbuf = XALLOCAVEC (unsigned char, byte_size); |
b1c71535 | 1706 | memset (tmpbuf, '\0', byte_size); |
3d3e04ac | 1707 | /* The store detection code should only have allowed constants that are |
e1eef457 | 1708 | accepted by native_encode_expr or empty ctors. */ |
1709 | if (!empty_ctor_p | |
1710 | && native_encode_expr (expr, tmpbuf, byte_size - 1) == 0) | |
3d3e04ac | 1711 | gcc_unreachable (); |
1712 | ||
1713 | /* The native_encode_expr machinery uses TYPE_MODE to determine how many | |
1714 | bytes to write. This means it can write more than | |
1715 | ROUND_UP (bitlen, BITS_PER_UNIT) / BITS_PER_UNIT bytes (for example | |
1716 | write 8 bytes for a bitlen of 40). Skip the bytes that are not within | |
1717 | bitlen and zero out the bits that are not relevant as well (that may | |
1718 | contain a sign bit due to sign-extension). */ | |
1719 | unsigned int padding | |
1720 | = byte_size - ROUND_UP (bitlen, BITS_PER_UNIT) / BITS_PER_UNIT - 1; | |
a425d9af | 1721 | /* On big-endian the padding is at the 'front' so just skip the initial |
1722 | bytes. */ | |
1723 | if (BYTES_BIG_ENDIAN) | |
1724 | tmpbuf += padding; | |
1725 | ||
1726 | byte_size -= padding; | |
1727 | ||
1728 | if (bitlen % BITS_PER_UNIT != 0) | |
3d3e04ac | 1729 | { |
5e922e43 | 1730 | if (BYTES_BIG_ENDIAN) |
a425d9af | 1731 | clear_bit_region_be (tmpbuf, BITS_PER_UNIT - 1, |
1732 | BITS_PER_UNIT - (bitlen % BITS_PER_UNIT)); | |
1733 | else | |
1734 | clear_bit_region (tmpbuf, bitlen, | |
1735 | byte_size * BITS_PER_UNIT - bitlen); | |
3d3e04ac | 1736 | } |
a425d9af | 1737 | /* Left shifting relies on the last byte being clear if bitlen is |
1738 | a multiple of BITS_PER_UNIT, which might not be clear if | |
1739 | there are padding bytes. */ | |
1740 | else if (!BYTES_BIG_ENDIAN) | |
1741 | tmpbuf[byte_size - 1] = '\0'; | |
3d3e04ac | 1742 | |
1743 | /* Clear the bit region in PTR where the bits from TMPBUF will be | |
b1c71535 | 1744 | inserted into. */ |
3d3e04ac | 1745 | if (BYTES_BIG_ENDIAN) |
1746 | clear_bit_region_be (ptr + first_byte, | |
1747 | BITS_PER_UNIT - 1 - (bitpos % BITS_PER_UNIT), bitlen); | |
1748 | else | |
1749 | clear_bit_region (ptr + first_byte, bitpos % BITS_PER_UNIT, bitlen); | |
1750 | ||
1751 | int shift_amnt; | |
1752 | int bitlen_mod = bitlen % BITS_PER_UNIT; | |
1753 | int bitpos_mod = bitpos % BITS_PER_UNIT; | |
1754 | ||
1755 | bool skip_byte = false; | |
1756 | if (BYTES_BIG_ENDIAN) | |
1757 | { | |
1758 | /* BITPOS and BITLEN are exactly aligned and no shifting | |
1759 | is necessary. */ | |
1760 | if (bitpos_mod + bitlen_mod == BITS_PER_UNIT | |
1761 | || (bitpos_mod == 0 && bitlen_mod == 0)) | |
1762 | shift_amnt = 0; | |
1763 | /* |. . . . . . . .| | |
1764 | <bp > <blen >. | |
1765 | We always shift right for BYTES_BIG_ENDIAN so shift the beginning | |
1766 | of the value until it aligns with 'bp' in the next byte over. */ | |
1767 | else if (bitpos_mod + bitlen_mod < BITS_PER_UNIT) | |
1768 | { | |
1769 | shift_amnt = bitlen_mod + bitpos_mod; | |
1770 | skip_byte = bitlen_mod != 0; | |
1771 | } | |
1772 | /* |. . . . . . . .| | |
1773 | <----bp---> | |
1774 | <---blen---->. | |
1775 | Shift the value right within the same byte so it aligns with 'bp'. */ | |
1776 | else | |
1777 | shift_amnt = bitlen_mod + bitpos_mod - BITS_PER_UNIT; | |
1778 | } | |
1779 | else | |
1780 | shift_amnt = bitpos % BITS_PER_UNIT; | |
1781 | ||
1782 | /* Create the shifted version of EXPR. */ | |
1783 | if (!BYTES_BIG_ENDIAN) | |
b1c71535 | 1784 | { |
1785 | shift_bytes_in_array (tmpbuf, byte_size, shift_amnt); | |
1786 | if (shift_amnt == 0) | |
1787 | byte_size--; | |
1788 | } | |
3d3e04ac | 1789 | else |
1790 | { | |
1791 | gcc_assert (BYTES_BIG_ENDIAN); | |
1792 | shift_bytes_in_array_right (tmpbuf, byte_size, shift_amnt); | |
1793 | /* If shifting right forced us to move into the next byte skip the now | |
1794 | empty byte. */ | |
1795 | if (skip_byte) | |
1796 | { | |
1797 | tmpbuf++; | |
1798 | byte_size--; | |
1799 | } | |
1800 | } | |
1801 | ||
1802 | /* Insert the bits from TMPBUF. */ | |
1803 | for (unsigned int i = 0; i < byte_size; i++) | |
1804 | ptr[first_byte + i] |= tmpbuf[i]; | |
1805 | ||
1806 | return true; | |
1807 | } | |
1808 | ||
1809 | /* Sorting function for store_immediate_info objects. | |
1810 | Sorts them by bitposition. */ | |
1811 | ||
1812 | static int | |
1813 | sort_by_bitpos (const void *x, const void *y) | |
1814 | { | |
1815 | store_immediate_info *const *tmp = (store_immediate_info * const *) x; | |
1816 | store_immediate_info *const *tmp2 = (store_immediate_info * const *) y; | |
1817 | ||
61d052e5 | 1818 | if ((*tmp)->bitpos < (*tmp2)->bitpos) |
3d3e04ac | 1819 | return -1; |
1820 | else if ((*tmp)->bitpos > (*tmp2)->bitpos) | |
1821 | return 1; | |
61d052e5 | 1822 | else |
ca4982c2 | 1823 | /* If they are the same let's use the order which is guaranteed to |
1824 | be different. */ | |
1825 | return (*tmp)->order - (*tmp2)->order; | |
3d3e04ac | 1826 | } |
1827 | ||
1828 | /* Sorting function for store_immediate_info objects. | |
1829 | Sorts them by the order field. */ | |
1830 | ||
1831 | static int | |
1832 | sort_by_order (const void *x, const void *y) | |
1833 | { | |
1834 | store_immediate_info *const *tmp = (store_immediate_info * const *) x; | |
1835 | store_immediate_info *const *tmp2 = (store_immediate_info * const *) y; | |
1836 | ||
1837 | if ((*tmp)->order < (*tmp2)->order) | |
1838 | return -1; | |
1839 | else if ((*tmp)->order > (*tmp2)->order) | |
1840 | return 1; | |
1841 | ||
1842 | gcc_unreachable (); | |
1843 | } | |
1844 | ||
1845 | /* Initialize a merged_store_group object from a store_immediate_info | |
1846 | object. */ | |
1847 | ||
1848 | merged_store_group::merged_store_group (store_immediate_info *info) | |
1849 | { | |
1850 | start = info->bitpos; | |
1851 | width = info->bitsize; | |
902cb3b7 | 1852 | bitregion_start = info->bitregion_start; |
1853 | bitregion_end = info->bitregion_end; | |
3d3e04ac | 1854 | /* VAL has memory allocated for it in apply_stores once the group |
1855 | width has been finalized. */ | |
1856 | val = NULL; | |
902cb3b7 | 1857 | mask = NULL; |
10f0d48d | 1858 | bit_insertion = false; |
e580254a | 1859 | only_constants = info->rhs_code == INTEGER_CST; |
1860 | first_nonmergeable_order = ~0U; | |
902cb3b7 | 1861 | unsigned HOST_WIDE_INT align_bitpos = 0; |
1862 | get_object_alignment_1 (gimple_assign_lhs (info->stmt), | |
1863 | &align, &align_bitpos); | |
1864 | align_base = start - align_bitpos; | |
9991d1d3 | 1865 | for (int i = 0; i < 2; ++i) |
1866 | { | |
1867 | store_operand_info &op = info->ops[i]; | |
1868 | if (op.base_addr == NULL_TREE) | |
1869 | { | |
1870 | load_align[i] = 0; | |
1871 | load_align_base[i] = 0; | |
1872 | } | |
1873 | else | |
1874 | { | |
1875 | get_object_alignment_1 (op.val, &load_align[i], &align_bitpos); | |
1876 | load_align_base[i] = op.bitpos - align_bitpos; | |
1877 | } | |
1878 | } | |
3d3e04ac | 1879 | stores.create (1); |
1880 | stores.safe_push (info); | |
1881 | last_stmt = info->stmt; | |
1882 | last_order = info->order; | |
1883 | first_stmt = last_stmt; | |
1884 | first_order = last_order; | |
1885 | buf_size = 0; | |
1886 | } | |
1887 | ||
1888 | merged_store_group::~merged_store_group () | |
1889 | { | |
1890 | if (val) | |
1891 | XDELETEVEC (val); | |
1892 | } | |
1893 | ||
f9ceb302 | 1894 | /* Return true if the store described by INFO can be merged into the group. */ |
1895 | ||
1896 | bool | |
1897 | merged_store_group::can_be_merged_into (store_immediate_info *info) | |
1898 | { | |
1899 | /* Do not merge bswap patterns. */ | |
1900 | if (info->rhs_code == LROTATE_EXPR) | |
1901 | return false; | |
1902 | ||
1903 | /* The canonical case. */ | |
1904 | if (info->rhs_code == stores[0]->rhs_code) | |
1905 | return true; | |
1906 | ||
1907 | /* BIT_INSERT_EXPR is compatible with INTEGER_CST. */ | |
1908 | if (info->rhs_code == BIT_INSERT_EXPR && stores[0]->rhs_code == INTEGER_CST) | |
1909 | return true; | |
1910 | ||
1911 | if (stores[0]->rhs_code == BIT_INSERT_EXPR && info->rhs_code == INTEGER_CST) | |
1912 | return true; | |
1913 | ||
1914 | /* We can turn MEM_REF into BIT_INSERT_EXPR for bit-field stores. */ | |
1915 | if (info->rhs_code == MEM_REF | |
1916 | && (stores[0]->rhs_code == INTEGER_CST | |
1917 | || stores[0]->rhs_code == BIT_INSERT_EXPR) | |
1918 | && info->bitregion_start == stores[0]->bitregion_start | |
1919 | && info->bitregion_end == stores[0]->bitregion_end) | |
1920 | return true; | |
1921 | ||
1922 | if (stores[0]->rhs_code == MEM_REF | |
1923 | && (info->rhs_code == INTEGER_CST | |
1924 | || info->rhs_code == BIT_INSERT_EXPR) | |
1925 | && info->bitregion_start == stores[0]->bitregion_start | |
1926 | && info->bitregion_end == stores[0]->bitregion_end) | |
1927 | return true; | |
1928 | ||
1929 | return false; | |
1930 | } | |
1931 | ||
902cb3b7 | 1932 | /* Helper method for merge_into and merge_overlapping to do |
1933 | the common part. */ | |
f9ceb302 | 1934 | |
3d3e04ac | 1935 | void |
902cb3b7 | 1936 | merged_store_group::do_merge (store_immediate_info *info) |
3d3e04ac | 1937 | { |
902cb3b7 | 1938 | bitregion_start = MIN (bitregion_start, info->bitregion_start); |
1939 | bitregion_end = MAX (bitregion_end, info->bitregion_end); | |
1940 | ||
1941 | unsigned int this_align; | |
1942 | unsigned HOST_WIDE_INT align_bitpos = 0; | |
1943 | get_object_alignment_1 (gimple_assign_lhs (info->stmt), | |
1944 | &this_align, &align_bitpos); | |
1945 | if (this_align > align) | |
1946 | { | |
1947 | align = this_align; | |
1948 | align_base = info->bitpos - align_bitpos; | |
1949 | } | |
9991d1d3 | 1950 | for (int i = 0; i < 2; ++i) |
1951 | { | |
1952 | store_operand_info &op = info->ops[i]; | |
1953 | if (!op.base_addr) | |
1954 | continue; | |
1955 | ||
1956 | get_object_alignment_1 (op.val, &this_align, &align_bitpos); | |
1957 | if (this_align > load_align[i]) | |
1958 | { | |
1959 | load_align[i] = this_align; | |
1960 | load_align_base[i] = op.bitpos - align_bitpos; | |
1961 | } | |
1962 | } | |
3d3e04ac | 1963 | |
3d3e04ac | 1964 | gimple *stmt = info->stmt; |
1965 | stores.safe_push (info); | |
1966 | if (info->order > last_order) | |
1967 | { | |
1968 | last_order = info->order; | |
1969 | last_stmt = stmt; | |
1970 | } | |
1971 | else if (info->order < first_order) | |
1972 | { | |
1973 | first_order = info->order; | |
1974 | first_stmt = stmt; | |
1975 | } | |
e580254a | 1976 | if (info->rhs_code != INTEGER_CST) |
1977 | only_constants = false; | |
3d3e04ac | 1978 | } |
1979 | ||
902cb3b7 | 1980 | /* Merge a store recorded by INFO into this merged store. |
1981 | The store is not overlapping with the existing recorded | |
1982 | stores. */ | |
1983 | ||
1984 | void | |
1985 | merged_store_group::merge_into (store_immediate_info *info) | |
1986 | { | |
902cb3b7 | 1987 | /* Make sure we're inserting in the position we think we're inserting. */ |
1988 | gcc_assert (info->bitpos >= start + width | |
1989 | && info->bitregion_start <= bitregion_end); | |
1990 | ||
cf5e422b | 1991 | width = info->bitpos + info->bitsize - start; |
902cb3b7 | 1992 | do_merge (info); |
1993 | } | |
1994 | ||
3d3e04ac | 1995 | /* Merge a store described by INFO into this merged store. |
1996 | INFO overlaps in some way with the current store (i.e. it's not contiguous | |
1997 | which is handled by merged_store_group::merge_into). */ | |
1998 | ||
1999 | void | |
2000 | merged_store_group::merge_overlapping (store_immediate_info *info) | |
2001 | { | |
3d3e04ac | 2002 | /* If the store extends the size of the group, extend the width. */ |
902cb3b7 | 2003 | if (info->bitpos + info->bitsize > start + width) |
cf5e422b | 2004 | width = info->bitpos + info->bitsize - start; |
3d3e04ac | 2005 | |
902cb3b7 | 2006 | do_merge (info); |
3d3e04ac | 2007 | } |
2008 | ||
2009 | /* Go through all the recorded stores in this group in program order and | |
2010 | apply their values to the VAL byte array to create the final merged | |
2011 | value. Return true if the operation succeeded. */ | |
2012 | ||
2013 | bool | |
2014 | merged_store_group::apply_stores () | |
2015 | { | |
902cb3b7 | 2016 | /* Make sure we have more than one store in the group, otherwise we cannot |
2017 | merge anything. */ | |
2018 | if (bitregion_start % BITS_PER_UNIT != 0 | |
2019 | || bitregion_end % BITS_PER_UNIT != 0 | |
3d3e04ac | 2020 | || stores.length () == 1) |
2021 | return false; | |
2022 | ||
2023 | stores.qsort (sort_by_order); | |
902cb3b7 | 2024 | store_immediate_info *info; |
3d3e04ac | 2025 | unsigned int i; |
10f0d48d | 2026 | /* Create a power-of-2-sized buffer for native_encode_expr. */ |
2027 | buf_size = 1 << ceil_log2 ((bitregion_end - bitregion_start) / BITS_PER_UNIT); | |
902cb3b7 | 2028 | val = XNEWVEC (unsigned char, 2 * buf_size); |
2029 | mask = val + buf_size; | |
2030 | memset (val, 0, buf_size); | |
2031 | memset (mask, ~0U, buf_size); | |
3d3e04ac | 2032 | |
2033 | FOR_EACH_VEC_ELT (stores, i, info) | |
2034 | { | |
902cb3b7 | 2035 | unsigned int pos_in_buffer = info->bitpos - bitregion_start; |
10f0d48d | 2036 | tree cst; |
9991d1d3 | 2037 | if (info->ops[0].val && info->ops[0].base_addr == NULL_TREE) |
2038 | cst = info->ops[0].val; | |
2039 | else if (info->ops[1].val && info->ops[1].base_addr == NULL_TREE) | |
2040 | cst = info->ops[1].val; | |
10f0d48d | 2041 | else |
2042 | cst = NULL_TREE; | |
9991d1d3 | 2043 | bool ret = true; |
2044 | if (cst) | |
10f0d48d | 2045 | { |
2046 | if (info->rhs_code == BIT_INSERT_EXPR) | |
2047 | bit_insertion = true; | |
2048 | else | |
2049 | ret = encode_tree_to_bitpos (cst, val, info->bitsize, | |
2050 | pos_in_buffer, buf_size); | |
2051 | } | |
2052 | unsigned char *m = mask + (pos_in_buffer / BITS_PER_UNIT); | |
2053 | if (BYTES_BIG_ENDIAN) | |
2054 | clear_bit_region_be (m, (BITS_PER_UNIT - 1 | |
2055 | - (pos_in_buffer % BITS_PER_UNIT)), | |
2056 | info->bitsize); | |
2057 | else | |
2058 | clear_bit_region (m, pos_in_buffer % BITS_PER_UNIT, info->bitsize); | |
9991d1d3 | 2059 | if (cst && dump_file && (dump_flags & TDF_DETAILS)) |
3d3e04ac | 2060 | { |
2061 | if (ret) | |
2062 | { | |
10f0d48d | 2063 | fputs ("After writing ", dump_file); |
54e7de93 | 2064 | print_generic_expr (dump_file, cst, TDF_NONE); |
3d3e04ac | 2065 | fprintf (dump_file, " of size " HOST_WIDE_INT_PRINT_DEC |
10f0d48d | 2066 | " at position %d\n", info->bitsize, pos_in_buffer); |
2067 | fputs (" the merged value contains ", dump_file); | |
3d3e04ac | 2068 | dump_char_array (dump_file, val, buf_size); |
10f0d48d | 2069 | fputs (" the merged mask contains ", dump_file); |
2070 | dump_char_array (dump_file, mask, buf_size); | |
2071 | if (bit_insertion) | |
2072 | fputs (" bit insertion is required\n", dump_file); | |
3d3e04ac | 2073 | } |
2074 | else | |
2075 | fprintf (dump_file, "Failed to merge stores\n"); | |
509ab8cd | 2076 | } |
3d3e04ac | 2077 | if (!ret) |
2078 | return false; | |
2079 | } | |
509ab8cd | 2080 | stores.qsort (sort_by_bitpos); |
3d3e04ac | 2081 | return true; |
2082 | } | |
2083 | ||
2084 | /* Structure describing the store chain. */ | |
2085 | ||
2086 | struct imm_store_chain_info | |
2087 | { | |
3a3ba7de | 2088 | /* Doubly-linked list that imposes an order on chain processing. |
2089 | PNXP (prev's next pointer) points to the head of a list, or to | |
2090 | the next field in the previous chain in the list. | |
2091 | See pass_store_merging::m_stores_head for more rationale. */ | |
2092 | imm_store_chain_info *next, **pnxp; | |
f85e7cb7 | 2093 | tree base_addr; |
902cb3b7 | 2094 | auto_vec<store_immediate_info *> m_store_info; |
3d3e04ac | 2095 | auto_vec<merged_store_group *> m_merged_store_groups; |
2096 | ||
3a3ba7de | 2097 | imm_store_chain_info (imm_store_chain_info *&inspt, tree b_a) |
2098 | : next (inspt), pnxp (&inspt), base_addr (b_a) | |
2099 | { | |
2100 | inspt = this; | |
2101 | if (next) | |
2102 | { | |
2103 | gcc_checking_assert (pnxp == next->pnxp); | |
2104 | next->pnxp = &next; | |
2105 | } | |
2106 | } | |
2107 | ~imm_store_chain_info () | |
2108 | { | |
2109 | *pnxp = next; | |
2110 | if (next) | |
2111 | { | |
2112 | gcc_checking_assert (&next == next->pnxp); | |
2113 | next->pnxp = pnxp; | |
2114 | } | |
2115 | } | |
f85e7cb7 | 2116 | bool terminate_and_process_chain (); |
509ab8cd | 2117 | bool try_coalesce_bswap (merged_store_group *, unsigned int, unsigned int); |
3d3e04ac | 2118 | bool coalesce_immediate_stores (); |
f85e7cb7 | 2119 | bool output_merged_store (merged_store_group *); |
2120 | bool output_merged_stores (); | |
3d3e04ac | 2121 | }; |
2122 | ||
2123 | const pass_data pass_data_tree_store_merging = { | |
2124 | GIMPLE_PASS, /* type */ | |
2125 | "store-merging", /* name */ | |
2126 | OPTGROUP_NONE, /* optinfo_flags */ | |
2127 | TV_GIMPLE_STORE_MERGING, /* tv_id */ | |
2128 | PROP_ssa, /* properties_required */ | |
2129 | 0, /* properties_provided */ | |
2130 | 0, /* properties_destroyed */ | |
2131 | 0, /* todo_flags_start */ | |
2132 | TODO_update_ssa, /* todo_flags_finish */ | |
2133 | }; | |
2134 | ||
2135 | class pass_store_merging : public gimple_opt_pass | |
2136 | { | |
2137 | public: | |
2138 | pass_store_merging (gcc::context *ctxt) | |
2d27e5c1 | 2139 | : gimple_opt_pass (pass_data_tree_store_merging, ctxt), m_stores_head () |
3d3e04ac | 2140 | { |
2141 | } | |
2142 | ||
10f0d48d | 2143 | /* Pass not supported for PDP-endian, nor for insane hosts or |
2144 | target character sizes where native_{encode,interpret}_expr | |
902cb3b7 | 2145 | doesn't work properly. */ |
3d3e04ac | 2146 | virtual bool |
2147 | gate (function *) | |
2148 | { | |
902cb3b7 | 2149 | return flag_store_merging |
10f0d48d | 2150 | && BYTES_BIG_ENDIAN == WORDS_BIG_ENDIAN |
902cb3b7 | 2151 | && CHAR_BIT == 8 |
2152 | && BITS_PER_UNIT == 8; | |
3d3e04ac | 2153 | } |
2154 | ||
2155 | virtual unsigned int execute (function *); | |
2156 | ||
2157 | private: | |
2158 | hash_map<tree_operand_hash, struct imm_store_chain_info *> m_stores; | |
2159 | ||
3a3ba7de | 2160 | /* Form a doubly-linked stack of the elements of m_stores, so that |
2161 | we can iterate over them in a predictable way. Using this order | |
2162 | avoids extraneous differences in the compiler output just because | |
2163 | of tree pointer variations (e.g. different chains end up in | |
2164 | different positions of m_stores, so they are handled in different | |
2165 | orders, so they allocate or release SSA names in different | |
2166 | orders, and when they get reused, subsequent passes end up | |
2167 | getting different SSA names, which may ultimately change | |
2168 | decisions when going out of SSA). */ | |
2169 | imm_store_chain_info *m_stores_head; | |
2170 | ||
9991d1d3 | 2171 | void process_store (gimple *); |
3d3e04ac | 2172 | bool terminate_and_process_all_chains (); |
c35548ce | 2173 | bool terminate_all_aliasing_chains (imm_store_chain_info **, gimple *); |
f85e7cb7 | 2174 | bool terminate_and_release_chain (imm_store_chain_info *); |
3d3e04ac | 2175 | }; // class pass_store_merging |
2176 | ||
2177 | /* Terminate and process all recorded chains. Return true if any changes | |
2178 | were made. */ | |
2179 | ||
2180 | bool | |
2181 | pass_store_merging::terminate_and_process_all_chains () | |
2182 | { | |
3d3e04ac | 2183 | bool ret = false; |
3a3ba7de | 2184 | while (m_stores_head) |
2185 | ret |= terminate_and_release_chain (m_stores_head); | |
9a78b979 | 2186 | gcc_assert (m_stores.is_empty ()); |
3a3ba7de | 2187 | gcc_assert (m_stores_head == NULL); |
3d3e04ac | 2188 | |
2189 | return ret; | |
2190 | } | |
2191 | ||
c35548ce | 2192 | /* Terminate all chains that are affected by the statement STMT. |
2193 | CHAIN_INFO is the chain we should ignore from the checks if | |
2194 | non-NULL. */ | |
3d3e04ac | 2195 | |
2196 | bool | |
4de7f8df | 2197 | pass_store_merging::terminate_all_aliasing_chains (imm_store_chain_info |
f85e7cb7 | 2198 | **chain_info, |
3d3e04ac | 2199 | gimple *stmt) |
2200 | { | |
2201 | bool ret = false; | |
2202 | ||
2203 | /* If the statement doesn't touch memory it can't alias. */ | |
2204 | if (!gimple_vuse (stmt)) | |
2205 | return false; | |
2206 | ||
9fead2ab | 2207 | tree store_lhs = gimple_store_p (stmt) ? gimple_get_lhs (stmt) : NULL_TREE; |
c35548ce | 2208 | for (imm_store_chain_info *next = m_stores_head, *cur = next; cur; cur = next) |
3d3e04ac | 2209 | { |
c35548ce | 2210 | next = cur->next; |
2211 | ||
2212 | /* We already checked all the stores in chain_info and terminated the | |
2213 | chain if necessary. Skip it here. */ | |
2214 | if (chain_info && *chain_info == cur) | |
2215 | continue; | |
2216 | ||
9991d1d3 | 2217 | store_immediate_info *info; |
2218 | unsigned int i; | |
c35548ce | 2219 | FOR_EACH_VEC_ELT (cur->m_store_info, i, info) |
3d3e04ac | 2220 | { |
9fead2ab | 2221 | tree lhs = gimple_assign_lhs (info->stmt); |
2222 | if (ref_maybe_used_by_stmt_p (stmt, lhs) | |
2223 | || stmt_may_clobber_ref_p (stmt, lhs) | |
2224 | || (store_lhs && refs_output_dependent_p (store_lhs, lhs))) | |
3d3e04ac | 2225 | { |
9991d1d3 | 2226 | if (dump_file && (dump_flags & TDF_DETAILS)) |
3d3e04ac | 2227 | { |
9991d1d3 | 2228 | fprintf (dump_file, "stmt causes chain termination:\n"); |
2229 | print_gimple_stmt (dump_file, stmt, 0); | |
3d3e04ac | 2230 | } |
c35548ce | 2231 | terminate_and_release_chain (cur); |
9991d1d3 | 2232 | ret = true; |
2233 | break; | |
3d3e04ac | 2234 | } |
2235 | } | |
2236 | } | |
2237 | ||
3d3e04ac | 2238 | return ret; |
2239 | } | |
2240 | ||
2241 | /* Helper function. Terminate the recorded chain storing to base object | |
2242 | BASE. Return true if the merging and output was successful. The m_stores | |
2243 | entry is removed after the processing in any case. */ | |
2244 | ||
2245 | bool | |
f85e7cb7 | 2246 | pass_store_merging::terminate_and_release_chain (imm_store_chain_info *chain_info) |
3d3e04ac | 2247 | { |
f85e7cb7 | 2248 | bool ret = chain_info->terminate_and_process_chain (); |
2249 | m_stores.remove (chain_info->base_addr); | |
2250 | delete chain_info; | |
3d3e04ac | 2251 | return ret; |
2252 | } | |
2253 | ||
9991d1d3 | 2254 | /* Return true if stmts in between FIRST (inclusive) and LAST (exclusive) |
2255 | may clobber REF. FIRST and LAST must be in the same basic block and | |
509ab8cd | 2256 | have non-NULL vdef. We want to be able to sink load of REF across |
2257 | stores between FIRST and LAST, up to right before LAST. */ | |
9991d1d3 | 2258 | |
2259 | bool | |
2260 | stmts_may_clobber_ref_p (gimple *first, gimple *last, tree ref) | |
2261 | { | |
2262 | ao_ref r; | |
2263 | ao_ref_init (&r, ref); | |
2264 | unsigned int count = 0; | |
2265 | tree vop = gimple_vdef (last); | |
2266 | gimple *stmt; | |
2267 | ||
2268 | gcc_checking_assert (gimple_bb (first) == gimple_bb (last)); | |
2269 | do | |
2270 | { | |
2271 | stmt = SSA_NAME_DEF_STMT (vop); | |
2272 | if (stmt_may_clobber_ref_p_1 (stmt, &r)) | |
2273 | return true; | |
509ab8cd | 2274 | if (gimple_store_p (stmt) |
2275 | && refs_anti_dependent_p (ref, gimple_get_lhs (stmt))) | |
2276 | return true; | |
9991d1d3 | 2277 | /* Avoid quadratic compile time by bounding the number of checks |
2278 | we perform. */ | |
2279 | if (++count > MAX_STORE_ALIAS_CHECKS) | |
2280 | return true; | |
2281 | vop = gimple_vuse (stmt); | |
2282 | } | |
2283 | while (stmt != first); | |
2284 | return false; | |
2285 | } | |
2286 | ||
2287 | /* Return true if INFO->ops[IDX] is mergeable with the | |
2288 | corresponding loads already in MERGED_STORE group. | |
2289 | BASE_ADDR is the base address of the whole store group. */ | |
2290 | ||
2291 | bool | |
2292 | compatible_load_p (merged_store_group *merged_store, | |
2293 | store_immediate_info *info, | |
2294 | tree base_addr, int idx) | |
2295 | { | |
2296 | store_immediate_info *infof = merged_store->stores[0]; | |
2297 | if (!info->ops[idx].base_addr | |
e61263f2 | 2298 | || maybe_ne (info->ops[idx].bitpos - infof->ops[idx].bitpos, |
2299 | info->bitpos - infof->bitpos) | |
9991d1d3 | 2300 | || !operand_equal_p (info->ops[idx].base_addr, |
2301 | infof->ops[idx].base_addr, 0)) | |
2302 | return false; | |
2303 | ||
2304 | store_immediate_info *infol = merged_store->stores.last (); | |
2305 | tree load_vuse = gimple_vuse (info->ops[idx].stmt); | |
2306 | /* In this case all vuses should be the same, e.g. | |
2307 | _1 = s.a; _2 = s.b; _3 = _1 | 1; t.a = _3; _4 = _2 | 2; t.b = _4; | |
2308 | or | |
2309 | _1 = s.a; _2 = s.b; t.a = _1; t.b = _2; | |
2310 | and we can emit the coalesced load next to any of those loads. */ | |
2311 | if (gimple_vuse (infof->ops[idx].stmt) == load_vuse | |
2312 | && gimple_vuse (infol->ops[idx].stmt) == load_vuse) | |
2313 | return true; | |
2314 | ||
2315 | /* Otherwise, at least for now require that the load has the same | |
2316 | vuse as the store. See following examples. */ | |
2317 | if (gimple_vuse (info->stmt) != load_vuse) | |
2318 | return false; | |
2319 | ||
2320 | if (gimple_vuse (infof->stmt) != gimple_vuse (infof->ops[idx].stmt) | |
2321 | || (infof != infol | |
2322 | && gimple_vuse (infol->stmt) != gimple_vuse (infol->ops[idx].stmt))) | |
2323 | return false; | |
2324 | ||
2325 | /* If the load is from the same location as the store, already | |
2326 | the construction of the immediate chain info guarantees no intervening | |
2327 | stores, so no further checks are needed. Example: | |
2328 | _1 = s.a; _2 = _1 & -7; s.a = _2; _3 = s.b; _4 = _3 & -7; s.b = _4; */ | |
e61263f2 | 2329 | if (known_eq (info->ops[idx].bitpos, info->bitpos) |
9991d1d3 | 2330 | && operand_equal_p (info->ops[idx].base_addr, base_addr, 0)) |
2331 | return true; | |
2332 | ||
2333 | /* Otherwise, we need to punt if any of the loads can be clobbered by any | |
2334 | of the stores in the group, or any other stores in between those. | |
2335 | Previous calls to compatible_load_p ensured that for all the | |
2336 | merged_store->stores IDX loads, no stmts starting with | |
2337 | merged_store->first_stmt and ending right before merged_store->last_stmt | |
2338 | clobbers those loads. */ | |
2339 | gimple *first = merged_store->first_stmt; | |
2340 | gimple *last = merged_store->last_stmt; | |
2341 | unsigned int i; | |
2342 | store_immediate_info *infoc; | |
2343 | /* The stores are sorted by increasing store bitpos, so if info->stmt store | |
2344 | comes before the so far first load, we'll be changing | |
2345 | merged_store->first_stmt. In that case we need to give up if | |
2346 | any of the earlier processed loads clobber with the stmts in the new | |
2347 | range. */ | |
2348 | if (info->order < merged_store->first_order) | |
2349 | { | |
2350 | FOR_EACH_VEC_ELT (merged_store->stores, i, infoc) | |
2351 | if (stmts_may_clobber_ref_p (info->stmt, first, infoc->ops[idx].val)) | |
2352 | return false; | |
2353 | first = info->stmt; | |
2354 | } | |
2355 | /* Similarly, we could change merged_store->last_stmt, so ensure | |
2356 | in that case no stmts in the new range clobber any of the earlier | |
2357 | processed loads. */ | |
2358 | else if (info->order > merged_store->last_order) | |
2359 | { | |
2360 | FOR_EACH_VEC_ELT (merged_store->stores, i, infoc) | |
2361 | if (stmts_may_clobber_ref_p (last, info->stmt, infoc->ops[idx].val)) | |
2362 | return false; | |
2363 | last = info->stmt; | |
2364 | } | |
2365 | /* And finally, we'd be adding a new load to the set, ensure it isn't | |
2366 | clobbered in the new range. */ | |
2367 | if (stmts_may_clobber_ref_p (first, last, info->ops[idx].val)) | |
2368 | return false; | |
2369 | ||
2370 | /* Otherwise, we are looking for: | |
2371 | _1 = s.a; _2 = _1 ^ 15; t.a = _2; _3 = s.b; _4 = _3 ^ 15; t.b = _4; | |
2372 | or | |
2373 | _1 = s.a; t.a = _1; _2 = s.b; t.b = _2; */ | |
2374 | return true; | |
2375 | } | |
2376 | ||
509ab8cd | 2377 | /* Add all refs loaded to compute VAL to REFS vector. */ |
2378 | ||
2379 | void | |
2380 | gather_bswap_load_refs (vec<tree> *refs, tree val) | |
2381 | { | |
2382 | if (TREE_CODE (val) != SSA_NAME) | |
2383 | return; | |
2384 | ||
2385 | gimple *stmt = SSA_NAME_DEF_STMT (val); | |
2386 | if (!is_gimple_assign (stmt)) | |
2387 | return; | |
2388 | ||
2389 | if (gimple_assign_load_p (stmt)) | |
2390 | { | |
2391 | refs->safe_push (gimple_assign_rhs1 (stmt)); | |
2392 | return; | |
2393 | } | |
2394 | ||
2395 | switch (gimple_assign_rhs_class (stmt)) | |
2396 | { | |
2397 | case GIMPLE_BINARY_RHS: | |
2398 | gather_bswap_load_refs (refs, gimple_assign_rhs2 (stmt)); | |
2399 | /* FALLTHRU */ | |
2400 | case GIMPLE_UNARY_RHS: | |
2401 | gather_bswap_load_refs (refs, gimple_assign_rhs1 (stmt)); | |
2402 | break; | |
2403 | default: | |
2404 | gcc_unreachable (); | |
2405 | } | |
2406 | } | |
2407 | ||
cf5e422b | 2408 | /* Check if there are any stores in M_STORE_INFO after index I |
2409 | (where M_STORE_INFO must be sorted by sort_by_bitpos) that overlap | |
2410 | a potential group ending with END that have their order | |
2411 | smaller than LAST_ORDER. RHS_CODE is the kind of store in the | |
2412 | group. Return true if there are no such stores. | |
2413 | Consider: | |
2414 | MEM[(long long int *)p_28] = 0; | |
2415 | MEM[(long long int *)p_28 + 8B] = 0; | |
2416 | MEM[(long long int *)p_28 + 16B] = 0; | |
2417 | MEM[(long long int *)p_28 + 24B] = 0; | |
2418 | _129 = (int) _130; | |
2419 | MEM[(int *)p_28 + 8B] = _129; | |
2420 | MEM[(int *)p_28].a = -1; | |
2421 | We already have | |
2422 | MEM[(long long int *)p_28] = 0; | |
2423 | MEM[(int *)p_28].a = -1; | |
2424 | stmts in the current group and need to consider if it is safe to | |
2425 | add MEM[(long long int *)p_28 + 8B] = 0; store into the same group. | |
2426 | There is an overlap between that store and the MEM[(int *)p_28 + 8B] = _129; | |
2427 | store though, so if we add the MEM[(long long int *)p_28 + 8B] = 0; | |
2428 | into the group and merging of those 3 stores is successful, merged | |
2429 | stmts will be emitted at the latest store from that group, i.e. | |
2430 | LAST_ORDER, which is the MEM[(int *)p_28].a = -1; store. | |
2431 | The MEM[(int *)p_28 + 8B] = _129; store that originally follows | |
2432 | the MEM[(long long int *)p_28 + 8B] = 0; would now be before it, | |
2433 | so we need to refuse merging MEM[(long long int *)p_28 + 8B] = 0; | |
2434 | into the group. That way it will be its own store group and will | |
2435 | not be touched. If RHS_CODE is INTEGER_CST and there are overlapping | |
2436 | INTEGER_CST stores, those are mergeable using merge_overlapping, | |
2437 | so don't return false for those. */ | |
2438 | ||
2439 | static bool | |
2440 | check_no_overlap (vec<store_immediate_info *> m_store_info, unsigned int i, | |
2441 | enum tree_code rhs_code, unsigned int last_order, | |
2442 | unsigned HOST_WIDE_INT end) | |
2443 | { | |
2444 | unsigned int len = m_store_info.length (); | |
2445 | for (++i; i < len; ++i) | |
2446 | { | |
2447 | store_immediate_info *info = m_store_info[i]; | |
2448 | if (info->bitpos >= end) | |
2449 | break; | |
2450 | if (info->order < last_order | |
2451 | && (rhs_code != INTEGER_CST || info->rhs_code != INTEGER_CST)) | |
2452 | return false; | |
2453 | } | |
2454 | return true; | |
2455 | } | |
2456 | ||
509ab8cd | 2457 | /* Return true if m_store_info[first] and at least one following store |
2458 | form a group which store try_size bitsize value which is byte swapped | |
2459 | from a memory load or some value, or identity from some value. | |
2460 | This uses the bswap pass APIs. */ | |
2461 | ||
2462 | bool | |
2463 | imm_store_chain_info::try_coalesce_bswap (merged_store_group *merged_store, | |
2464 | unsigned int first, | |
2465 | unsigned int try_size) | |
2466 | { | |
2467 | unsigned int len = m_store_info.length (), last = first; | |
2468 | unsigned HOST_WIDE_INT width = m_store_info[first]->bitsize; | |
2469 | if (width >= try_size) | |
2470 | return false; | |
2471 | for (unsigned int i = first + 1; i < len; ++i) | |
2472 | { | |
2473 | if (m_store_info[i]->bitpos != m_store_info[first]->bitpos + width | |
2474 | || m_store_info[i]->ins_stmt == NULL) | |
2475 | return false; | |
2476 | width += m_store_info[i]->bitsize; | |
2477 | if (width >= try_size) | |
2478 | { | |
2479 | last = i; | |
2480 | break; | |
2481 | } | |
2482 | } | |
2483 | if (width != try_size) | |
2484 | return false; | |
2485 | ||
2486 | bool allow_unaligned | |
2487 | = !STRICT_ALIGNMENT && PARAM_VALUE (PARAM_STORE_MERGING_ALLOW_UNALIGNED); | |
2488 | /* Punt if the combined store would not be aligned and we need alignment. */ | |
2489 | if (!allow_unaligned) | |
2490 | { | |
2491 | unsigned int align = merged_store->align; | |
2492 | unsigned HOST_WIDE_INT align_base = merged_store->align_base; | |
2493 | for (unsigned int i = first + 1; i <= last; ++i) | |
2494 | { | |
2495 | unsigned int this_align; | |
2496 | unsigned HOST_WIDE_INT align_bitpos = 0; | |
2497 | get_object_alignment_1 (gimple_assign_lhs (m_store_info[i]->stmt), | |
2498 | &this_align, &align_bitpos); | |
2499 | if (this_align > align) | |
2500 | { | |
2501 | align = this_align; | |
2502 | align_base = m_store_info[i]->bitpos - align_bitpos; | |
2503 | } | |
2504 | } | |
2505 | unsigned HOST_WIDE_INT align_bitpos | |
2506 | = (m_store_info[first]->bitpos - align_base) & (align - 1); | |
2507 | if (align_bitpos) | |
2508 | align = least_bit_hwi (align_bitpos); | |
2509 | if (align < try_size) | |
2510 | return false; | |
2511 | } | |
2512 | ||
2513 | tree type; | |
2514 | switch (try_size) | |
2515 | { | |
2516 | case 16: type = uint16_type_node; break; | |
2517 | case 32: type = uint32_type_node; break; | |
2518 | case 64: type = uint64_type_node; break; | |
2519 | default: gcc_unreachable (); | |
2520 | } | |
2521 | struct symbolic_number n; | |
2522 | gimple *ins_stmt = NULL; | |
2523 | int vuse_store = -1; | |
2524 | unsigned int first_order = merged_store->first_order; | |
2525 | unsigned int last_order = merged_store->last_order; | |
2526 | gimple *first_stmt = merged_store->first_stmt; | |
2527 | gimple *last_stmt = merged_store->last_stmt; | |
cf5e422b | 2528 | unsigned HOST_WIDE_INT end = merged_store->start + merged_store->width; |
509ab8cd | 2529 | store_immediate_info *infof = m_store_info[first]; |
2530 | ||
2531 | for (unsigned int i = first; i <= last; ++i) | |
2532 | { | |
2533 | store_immediate_info *info = m_store_info[i]; | |
2534 | struct symbolic_number this_n = info->n; | |
2535 | this_n.type = type; | |
2536 | if (!this_n.base_addr) | |
2537 | this_n.range = try_size / BITS_PER_UNIT; | |
58cff6a2 | 2538 | else |
2539 | /* Update vuse in case it has changed by output_merged_stores. */ | |
2540 | this_n.vuse = gimple_vuse (info->ins_stmt); | |
509ab8cd | 2541 | unsigned int bitpos = info->bitpos - infof->bitpos; |
2542 | if (!do_shift_rotate (LSHIFT_EXPR, &this_n, | |
2543 | BYTES_BIG_ENDIAN | |
2544 | ? try_size - info->bitsize - bitpos | |
2545 | : bitpos)) | |
2546 | return false; | |
1636105f | 2547 | if (this_n.base_addr && vuse_store) |
509ab8cd | 2548 | { |
2549 | unsigned int j; | |
2550 | for (j = first; j <= last; ++j) | |
2551 | if (this_n.vuse == gimple_vuse (m_store_info[j]->stmt)) | |
2552 | break; | |
2553 | if (j > last) | |
2554 | { | |
2555 | if (vuse_store == 1) | |
2556 | return false; | |
2557 | vuse_store = 0; | |
2558 | } | |
2559 | } | |
2560 | if (i == first) | |
2561 | { | |
2562 | n = this_n; | |
2563 | ins_stmt = info->ins_stmt; | |
2564 | } | |
2565 | else | |
2566 | { | |
cf5e422b | 2567 | if (n.base_addr && n.vuse != this_n.vuse) |
509ab8cd | 2568 | { |
cf5e422b | 2569 | if (vuse_store == 0) |
2570 | return false; | |
2571 | vuse_store = 1; | |
509ab8cd | 2572 | } |
cf5e422b | 2573 | if (info->order > last_order) |
2574 | { | |
2575 | last_order = info->order; | |
2576 | last_stmt = info->stmt; | |
2577 | } | |
2578 | else if (info->order < first_order) | |
2579 | { | |
2580 | first_order = info->order; | |
2581 | first_stmt = info->stmt; | |
2582 | } | |
2583 | end = MAX (end, info->bitpos + info->bitsize); | |
509ab8cd | 2584 | |
2585 | ins_stmt = perform_symbolic_merge (ins_stmt, &n, info->ins_stmt, | |
2586 | &this_n, &n); | |
2587 | if (ins_stmt == NULL) | |
2588 | return false; | |
2589 | } | |
2590 | } | |
2591 | ||
2592 | uint64_t cmpxchg, cmpnop; | |
2593 | find_bswap_or_nop_finalize (&n, &cmpxchg, &cmpnop); | |
2594 | ||
2595 | /* A complete byte swap should make the symbolic number to start with | |
2596 | the largest digit in the highest order byte. Unchanged symbolic | |
2597 | number indicates a read with same endianness as target architecture. */ | |
2598 | if (n.n != cmpnop && n.n != cmpxchg) | |
2599 | return false; | |
2600 | ||
2601 | if (n.base_addr == NULL_TREE && !is_gimple_val (n.src)) | |
2602 | return false; | |
2603 | ||
cf5e422b | 2604 | if (!check_no_overlap (m_store_info, last, LROTATE_EXPR, last_order, end)) |
2605 | return false; | |
2606 | ||
509ab8cd | 2607 | /* Don't handle memory copy this way if normal non-bswap processing |
2608 | would handle it too. */ | |
2609 | if (n.n == cmpnop && (unsigned) n.n_ops == last - first + 1) | |
2610 | { | |
2611 | unsigned int i; | |
2612 | for (i = first; i <= last; ++i) | |
2613 | if (m_store_info[i]->rhs_code != MEM_REF) | |
2614 | break; | |
2615 | if (i == last + 1) | |
2616 | return false; | |
2617 | } | |
2618 | ||
2619 | if (n.n == cmpxchg) | |
2620 | switch (try_size) | |
2621 | { | |
2622 | case 16: | |
2623 | /* Will emit LROTATE_EXPR. */ | |
2624 | break; | |
2625 | case 32: | |
2626 | if (builtin_decl_explicit_p (BUILT_IN_BSWAP32) | |
2627 | && optab_handler (bswap_optab, SImode) != CODE_FOR_nothing) | |
2628 | break; | |
2629 | return false; | |
2630 | case 64: | |
2631 | if (builtin_decl_explicit_p (BUILT_IN_BSWAP64) | |
2632 | && optab_handler (bswap_optab, DImode) != CODE_FOR_nothing) | |
2633 | break; | |
2634 | return false; | |
2635 | default: | |
2636 | gcc_unreachable (); | |
2637 | } | |
2638 | ||
2639 | if (!allow_unaligned && n.base_addr) | |
2640 | { | |
2641 | unsigned int align = get_object_alignment (n.src); | |
2642 | if (align < try_size) | |
2643 | return false; | |
2644 | } | |
2645 | ||
2646 | /* If each load has vuse of the corresponding store, need to verify | |
2647 | the loads can be sunk right before the last store. */ | |
2648 | if (vuse_store == 1) | |
2649 | { | |
2650 | auto_vec<tree, 64> refs; | |
2651 | for (unsigned int i = first; i <= last; ++i) | |
2652 | gather_bswap_load_refs (&refs, | |
2653 | gimple_assign_rhs1 (m_store_info[i]->stmt)); | |
2654 | ||
2655 | unsigned int i; | |
2656 | tree ref; | |
2657 | FOR_EACH_VEC_ELT (refs, i, ref) | |
2658 | if (stmts_may_clobber_ref_p (first_stmt, last_stmt, ref)) | |
2659 | return false; | |
2660 | n.vuse = NULL_TREE; | |
2661 | } | |
2662 | ||
2663 | infof->n = n; | |
2664 | infof->ins_stmt = ins_stmt; | |
2665 | for (unsigned int i = first; i <= last; ++i) | |
2666 | { | |
2667 | m_store_info[i]->rhs_code = n.n == cmpxchg ? LROTATE_EXPR : NOP_EXPR; | |
2668 | m_store_info[i]->ops[0].base_addr = NULL_TREE; | |
2669 | m_store_info[i]->ops[1].base_addr = NULL_TREE; | |
2670 | if (i != first) | |
2671 | merged_store->merge_into (m_store_info[i]); | |
2672 | } | |
2673 | ||
2674 | return true; | |
2675 | } | |
2676 | ||
3d3e04ac | 2677 | /* Go through the candidate stores recorded in m_store_info and merge them |
2678 | into merged_store_group objects recorded into m_merged_store_groups | |
2679 | representing the widened stores. Return true if coalescing was successful | |
2680 | and the number of widened stores is fewer than the original number | |
2681 | of stores. */ | |
2682 | ||
2683 | bool | |
2684 | imm_store_chain_info::coalesce_immediate_stores () | |
2685 | { | |
2686 | /* Anything less can't be processed. */ | |
2687 | if (m_store_info.length () < 2) | |
2688 | return false; | |
2689 | ||
2690 | if (dump_file && (dump_flags & TDF_DETAILS)) | |
10f0d48d | 2691 | fprintf (dump_file, "Attempting to coalesce %u stores in chain\n", |
3d3e04ac | 2692 | m_store_info.length ()); |
2693 | ||
2694 | store_immediate_info *info; | |
509ab8cd | 2695 | unsigned int i, ignore = 0; |
3d3e04ac | 2696 | |
2697 | /* Order the stores by the bitposition they write to. */ | |
2698 | m_store_info.qsort (sort_by_bitpos); | |
2699 | ||
2700 | info = m_store_info[0]; | |
2701 | merged_store_group *merged_store = new merged_store_group (info); | |
10f0d48d | 2702 | if (dump_file && (dump_flags & TDF_DETAILS)) |
2703 | fputs ("New store group\n", dump_file); | |
3d3e04ac | 2704 | |
2705 | FOR_EACH_VEC_ELT (m_store_info, i, info) | |
2706 | { | |
e1eef457 | 2707 | unsigned HOST_WIDE_INT new_bitregion_start, new_bitregion_end; |
2708 | ||
509ab8cd | 2709 | if (i <= ignore) |
10f0d48d | 2710 | goto done; |
3d3e04ac | 2711 | |
509ab8cd | 2712 | /* First try to handle group of stores like: |
2713 | p[0] = data >> 24; | |
2714 | p[1] = data >> 16; | |
2715 | p[2] = data >> 8; | |
2716 | p[3] = data; | |
2717 | using the bswap framework. */ | |
2718 | if (info->bitpos == merged_store->start + merged_store->width | |
2719 | && merged_store->stores.length () == 1 | |
2720 | && merged_store->stores[0]->ins_stmt != NULL | |
2721 | && info->ins_stmt != NULL) | |
2722 | { | |
2723 | unsigned int try_size; | |
2724 | for (try_size = 64; try_size >= 16; try_size >>= 1) | |
2725 | if (try_coalesce_bswap (merged_store, i - 1, try_size)) | |
2726 | break; | |
2727 | ||
2728 | if (try_size >= 16) | |
2729 | { | |
2730 | ignore = i + merged_store->stores.length () - 1; | |
2731 | m_merged_store_groups.safe_push (merged_store); | |
2732 | if (ignore < m_store_info.length ()) | |
2733 | merged_store = new merged_store_group (m_store_info[ignore]); | |
2734 | else | |
2735 | merged_store = NULL; | |
10f0d48d | 2736 | goto done; |
509ab8cd | 2737 | } |
2738 | } | |
2739 | ||
e1eef457 | 2740 | new_bitregion_start |
2741 | = MIN (merged_store->bitregion_start, info->bitregion_start); | |
2742 | new_bitregion_end | |
2743 | = MAX (merged_store->bitregion_end, info->bitregion_end); | |
2744 | ||
2745 | if (info->order >= merged_store->first_nonmergeable_order | |
2746 | || (((new_bitregion_end - new_bitregion_start + 1) / BITS_PER_UNIT) | |
2747 | > (unsigned) PARAM_VALUE (PARAM_STORE_MERGING_MAX_SIZE))) | |
e580254a | 2748 | ; |
2749 | ||
3d3e04ac | 2750 | /* |---store 1---| |
2751 | |---store 2---| | |
509ab8cd | 2752 | Overlapping stores. */ |
e580254a | 2753 | else if (IN_RANGE (info->bitpos, merged_store->start, |
2754 | merged_store->start + merged_store->width - 1)) | |
3d3e04ac | 2755 | { |
9991d1d3 | 2756 | /* Only allow overlapping stores of constants. */ |
e580254a | 2757 | if (info->rhs_code == INTEGER_CST && merged_store->only_constants) |
9991d1d3 | 2758 | { |
a1cf1dfe | 2759 | unsigned int last_order |
2760 | = MAX (merged_store->last_order, info->order); | |
2761 | unsigned HOST_WIDE_INT end | |
2762 | = MAX (merged_store->start + merged_store->width, | |
2763 | info->bitpos + info->bitsize); | |
e580254a | 2764 | if (check_no_overlap (m_store_info, i, INTEGER_CST, |
2765 | last_order, end)) | |
a1cf1dfe | 2766 | { |
2767 | /* check_no_overlap call above made sure there are no | |
2768 | overlapping stores with non-INTEGER_CST rhs_code | |
2769 | in between the first and last of the stores we've | |
2770 | just merged. If there are any INTEGER_CST rhs_code | |
2771 | stores in between, we need to merge_overlapping them | |
2772 | even if in the sort_by_bitpos order there are other | |
2773 | overlapping stores in between. Keep those stores as is. | |
2774 | Example: | |
2775 | MEM[(int *)p_28] = 0; | |
2776 | MEM[(char *)p_28 + 3B] = 1; | |
2777 | MEM[(char *)p_28 + 1B] = 2; | |
2778 | MEM[(char *)p_28 + 2B] = MEM[(char *)p_28 + 6B]; | |
2779 | We can't merge the zero store with the store of two and | |
2780 | not merge anything else, because the store of one is | |
2781 | in the original order in between those two, but in | |
2782 | store_by_bitpos order it comes after the last store that | |
2783 | we can't merge with them. We can merge the first 3 stores | |
2784 | and keep the last store as is though. */ | |
e580254a | 2785 | unsigned int len = m_store_info.length (); |
2786 | unsigned int try_order = last_order; | |
2787 | unsigned int first_nonmergeable_order; | |
2788 | unsigned int k; | |
2789 | bool last_iter = false; | |
2790 | int attempts = 0; | |
2791 | do | |
a1cf1dfe | 2792 | { |
e580254a | 2793 | unsigned int max_order = 0; |
2794 | unsigned first_nonmergeable_int_order = ~0U; | |
2795 | unsigned HOST_WIDE_INT this_end = end; | |
2796 | k = i; | |
2797 | first_nonmergeable_order = ~0U; | |
2798 | for (unsigned int j = i + 1; j < len; ++j) | |
a1cf1dfe | 2799 | { |
e580254a | 2800 | store_immediate_info *info2 = m_store_info[j]; |
2801 | if (info2->bitpos >= this_end) | |
2802 | break; | |
2803 | if (info2->order < try_order) | |
a1cf1dfe | 2804 | { |
e580254a | 2805 | if (info2->rhs_code != INTEGER_CST) |
2806 | { | |
2807 | /* Normally check_no_overlap makes sure this | |
2808 | doesn't happen, but if end grows below, | |
2809 | then we need to process more stores than | |
2810 | check_no_overlap verified. Example: | |
2811 | MEM[(int *)p_5] = 0; | |
2812 | MEM[(short *)p_5 + 3B] = 1; | |
2813 | MEM[(char *)p_5 + 4B] = _9; | |
2814 | MEM[(char *)p_5 + 2B] = 2; */ | |
2815 | k = 0; | |
2816 | break; | |
2817 | } | |
2818 | k = j; | |
2819 | this_end = MAX (this_end, | |
2820 | info2->bitpos + info2->bitsize); | |
a1cf1dfe | 2821 | } |
e580254a | 2822 | else if (info2->rhs_code == INTEGER_CST |
2823 | && !last_iter) | |
2824 | { | |
2825 | max_order = MAX (max_order, info2->order + 1); | |
2826 | first_nonmergeable_int_order | |
2827 | = MIN (first_nonmergeable_int_order, | |
2828 | info2->order); | |
2829 | } | |
2830 | else | |
2831 | first_nonmergeable_order | |
2832 | = MIN (first_nonmergeable_order, info2->order); | |
a1cf1dfe | 2833 | } |
e580254a | 2834 | if (k == 0) |
2835 | { | |
2836 | if (last_order == try_order) | |
2837 | break; | |
2838 | /* If this failed, but only because we grew | |
2839 | try_order, retry with the last working one, | |
2840 | so that we merge at least something. */ | |
2841 | try_order = last_order; | |
2842 | last_iter = true; | |
2843 | continue; | |
2844 | } | |
2845 | last_order = try_order; | |
2846 | /* Retry with a larger try_order to see if we could | |
2847 | merge some further INTEGER_CST stores. */ | |
2848 | if (max_order | |
2849 | && (first_nonmergeable_int_order | |
2850 | < first_nonmergeable_order)) | |
2851 | { | |
2852 | try_order = MIN (max_order, | |
2853 | first_nonmergeable_order); | |
2854 | try_order | |
2855 | = MIN (try_order, | |
2856 | merged_store->first_nonmergeable_order); | |
2857 | if (try_order > last_order && ++attempts < 16) | |
2858 | continue; | |
2859 | } | |
2860 | first_nonmergeable_order | |
2861 | = MIN (first_nonmergeable_order, | |
2862 | first_nonmergeable_int_order); | |
2863 | end = this_end; | |
2864 | break; | |
a1cf1dfe | 2865 | } |
e580254a | 2866 | while (1); |
a1cf1dfe | 2867 | |
2868 | if (k != 0) | |
2869 | { | |
2870 | merged_store->merge_overlapping (info); | |
2871 | ||
e580254a | 2872 | merged_store->first_nonmergeable_order |
2873 | = MIN (merged_store->first_nonmergeable_order, | |
2874 | first_nonmergeable_order); | |
2875 | ||
a1cf1dfe | 2876 | for (unsigned int j = i + 1; j <= k; j++) |
2877 | { | |
2878 | store_immediate_info *info2 = m_store_info[j]; | |
2879 | gcc_assert (info2->bitpos < end); | |
2880 | if (info2->order < last_order) | |
2881 | { | |
2882 | gcc_assert (info2->rhs_code == INTEGER_CST); | |
e580254a | 2883 | if (info != info2) |
2884 | merged_store->merge_overlapping (info2); | |
a1cf1dfe | 2885 | } |
2886 | /* Other stores are kept and not merged in any | |
2887 | way. */ | |
2888 | } | |
2889 | ignore = k; | |
2890 | goto done; | |
2891 | } | |
2892 | } | |
9991d1d3 | 2893 | } |
3d3e04ac | 2894 | } |
9991d1d3 | 2895 | /* |---store 1---||---store 2---| |
2896 | This store is consecutive to the previous one. | |
2897 | Merge it into the current store group. There can be gaps in between | |
2898 | the stores, but there can't be gaps in between bitregions. */ | |
10f0d48d | 2899 | else if (info->bitregion_start <= merged_store->bitregion_end |
f9ceb302 | 2900 | && merged_store->can_be_merged_into (info)) |
3d3e04ac | 2901 | { |
9991d1d3 | 2902 | store_immediate_info *infof = merged_store->stores[0]; |
2903 | ||
2904 | /* All the rhs_code ops that take 2 operands are commutative, | |
2905 | swap the operands if it could make the operands compatible. */ | |
2906 | if (infof->ops[0].base_addr | |
2907 | && infof->ops[1].base_addr | |
2908 | && info->ops[0].base_addr | |
2909 | && info->ops[1].base_addr | |
e61263f2 | 2910 | && known_eq (info->ops[1].bitpos - infof->ops[0].bitpos, |
2911 | info->bitpos - infof->bitpos) | |
9991d1d3 | 2912 | && operand_equal_p (info->ops[1].base_addr, |
2913 | infof->ops[0].base_addr, 0)) | |
aa0a1d29 | 2914 | { |
2915 | std::swap (info->ops[0], info->ops[1]); | |
2916 | info->ops_swapped_p = true; | |
2917 | } | |
f9ceb302 | 2918 | if (check_no_overlap (m_store_info, i, info->rhs_code, |
c7b16284 | 2919 | MAX (merged_store->last_order, info->order), |
2920 | MAX (merged_store->start + merged_store->width, | |
f9ceb302 | 2921 | info->bitpos + info->bitsize))) |
9991d1d3 | 2922 | { |
f9ceb302 | 2923 | /* Turn MEM_REF into BIT_INSERT_EXPR for bit-field stores. */ |
2924 | if (info->rhs_code == MEM_REF && infof->rhs_code != MEM_REF) | |
2925 | { | |
2926 | info->rhs_code = BIT_INSERT_EXPR; | |
2927 | info->ops[0].val = gimple_assign_rhs1 (info->stmt); | |
2928 | info->ops[0].base_addr = NULL_TREE; | |
2929 | } | |
2930 | else if (infof->rhs_code == MEM_REF && info->rhs_code != MEM_REF) | |
2931 | { | |
2932 | store_immediate_info *infoj; | |
2933 | unsigned int j; | |
2934 | FOR_EACH_VEC_ELT (merged_store->stores, j, infoj) | |
2935 | { | |
2936 | infoj->rhs_code = BIT_INSERT_EXPR; | |
2937 | infoj->ops[0].val = gimple_assign_rhs1 (infoj->stmt); | |
2938 | infoj->ops[0].base_addr = NULL_TREE; | |
2939 | } | |
2940 | } | |
2941 | if ((infof->ops[0].base_addr | |
2942 | ? compatible_load_p (merged_store, info, base_addr, 0) | |
2943 | : !info->ops[0].base_addr) | |
2944 | && (infof->ops[1].base_addr | |
2945 | ? compatible_load_p (merged_store, info, base_addr, 1) | |
2946 | : !info->ops[1].base_addr)) | |
2947 | { | |
2948 | merged_store->merge_into (info); | |
2949 | goto done; | |
2950 | } | |
9991d1d3 | 2951 | } |
2952 | } | |
3d3e04ac | 2953 | |
9991d1d3 | 2954 | /* |---store 1---| <gap> |---store 2---|. |
2955 | Gap between stores or the rhs not compatible. Start a new group. */ | |
3d3e04ac | 2956 | |
9991d1d3 | 2957 | /* Try to apply all the stores recorded for the group to determine |
2958 | the bitpattern they write and discard it if that fails. | |
2959 | This will also reject single-store groups. */ | |
10f0d48d | 2960 | if (merged_store->apply_stores ()) |
9991d1d3 | 2961 | m_merged_store_groups.safe_push (merged_store); |
10f0d48d | 2962 | else |
2963 | delete merged_store; | |
3d3e04ac | 2964 | |
9991d1d3 | 2965 | merged_store = new merged_store_group (info); |
10f0d48d | 2966 | if (dump_file && (dump_flags & TDF_DETAILS)) |
2967 | fputs ("New store group\n", dump_file); | |
2968 | ||
2969 | done: | |
2970 | if (dump_file && (dump_flags & TDF_DETAILS)) | |
2971 | { | |
2972 | fprintf (dump_file, "Store %u:\nbitsize:" HOST_WIDE_INT_PRINT_DEC | |
2973 | " bitpos:" HOST_WIDE_INT_PRINT_DEC " val:", | |
2974 | i, info->bitsize, info->bitpos); | |
2975 | print_generic_expr (dump_file, gimple_assign_rhs1 (info->stmt)); | |
2976 | fputc ('\n', dump_file); | |
2977 | } | |
3d3e04ac | 2978 | } |
2979 | ||
902cb3b7 | 2980 | /* Record or discard the last store group. */ |
509ab8cd | 2981 | if (merged_store) |
2982 | { | |
10f0d48d | 2983 | if (merged_store->apply_stores ()) |
509ab8cd | 2984 | m_merged_store_groups.safe_push (merged_store); |
10f0d48d | 2985 | else |
2986 | delete merged_store; | |
509ab8cd | 2987 | } |
3d3e04ac | 2988 | |
2989 | gcc_assert (m_merged_store_groups.length () <= m_store_info.length ()); | |
10f0d48d | 2990 | |
3d3e04ac | 2991 | bool success |
2992 | = !m_merged_store_groups.is_empty () | |
2993 | && m_merged_store_groups.length () < m_store_info.length (); | |
2994 | ||
2995 | if (success && dump_file) | |
10f0d48d | 2996 | fprintf (dump_file, "Coalescing successful!\nMerged into %u stores\n", |
902cb3b7 | 2997 | m_merged_store_groups.length ()); |
3d3e04ac | 2998 | |
2999 | return success; | |
3000 | } | |
3001 | ||
9991d1d3 | 3002 | /* Return the type to use for the merged stores or loads described by STMTS. |
3003 | This is needed to get the alias sets right. If IS_LOAD, look for rhs, | |
3004 | otherwise lhs. Additionally set *CLIQUEP and *BASEP to MR_DEPENDENCE_* | |
3005 | of the MEM_REFs if any. */ | |
3d3e04ac | 3006 | |
3007 | static tree | |
9991d1d3 | 3008 | get_alias_type_for_stmts (vec<gimple *> &stmts, bool is_load, |
3009 | unsigned short *cliquep, unsigned short *basep) | |
3d3e04ac | 3010 | { |
3011 | gimple *stmt; | |
3012 | unsigned int i; | |
9991d1d3 | 3013 | tree type = NULL_TREE; |
3014 | tree ret = NULL_TREE; | |
3015 | *cliquep = 0; | |
3016 | *basep = 0; | |
3d3e04ac | 3017 | |
3018 | FOR_EACH_VEC_ELT (stmts, i, stmt) | |
3019 | { | |
9991d1d3 | 3020 | tree ref = is_load ? gimple_assign_rhs1 (stmt) |
3021 | : gimple_assign_lhs (stmt); | |
3022 | tree type1 = reference_alias_ptr_type (ref); | |
3023 | tree base = get_base_address (ref); | |
3d3e04ac | 3024 | |
9991d1d3 | 3025 | if (i == 0) |
3026 | { | |
3027 | if (TREE_CODE (base) == MEM_REF) | |
3028 | { | |
3029 | *cliquep = MR_DEPENDENCE_CLIQUE (base); | |
3030 | *basep = MR_DEPENDENCE_BASE (base); | |
3031 | } | |
3032 | ret = type = type1; | |
3033 | continue; | |
3034 | } | |
3d3e04ac | 3035 | if (!alias_ptr_types_compatible_p (type, type1)) |
9991d1d3 | 3036 | ret = ptr_type_node; |
3037 | if (TREE_CODE (base) != MEM_REF | |
3038 | || *cliquep != MR_DEPENDENCE_CLIQUE (base) | |
3039 | || *basep != MR_DEPENDENCE_BASE (base)) | |
3040 | { | |
3041 | *cliquep = 0; | |
3042 | *basep = 0; | |
3043 | } | |
3d3e04ac | 3044 | } |
9991d1d3 | 3045 | return ret; |
3d3e04ac | 3046 | } |
3047 | ||
3048 | /* Return the location_t information we can find among the statements | |
3049 | in STMTS. */ | |
3050 | ||
3051 | static location_t | |
9991d1d3 | 3052 | get_location_for_stmts (vec<gimple *> &stmts) |
3d3e04ac | 3053 | { |
3054 | gimple *stmt; | |
3055 | unsigned int i; | |
3056 | ||
3057 | FOR_EACH_VEC_ELT (stmts, i, stmt) | |
3058 | if (gimple_has_location (stmt)) | |
3059 | return gimple_location (stmt); | |
3060 | ||
3061 | return UNKNOWN_LOCATION; | |
3062 | } | |
3063 | ||
3064 | /* Used to decribe a store resulting from splitting a wide store in smaller | |
3065 | regularly-sized stores in split_group. */ | |
3066 | ||
3067 | struct split_store | |
3068 | { | |
3069 | unsigned HOST_WIDE_INT bytepos; | |
3070 | unsigned HOST_WIDE_INT size; | |
3071 | unsigned HOST_WIDE_INT align; | |
9991d1d3 | 3072 | auto_vec<store_immediate_info *> orig_stores; |
902cb3b7 | 3073 | /* True if there is a single orig stmt covering the whole split store. */ |
3074 | bool orig; | |
3d3e04ac | 3075 | split_store (unsigned HOST_WIDE_INT, unsigned HOST_WIDE_INT, |
3076 | unsigned HOST_WIDE_INT); | |
3077 | }; | |
3078 | ||
3079 | /* Simple constructor. */ | |
3080 | ||
3081 | split_store::split_store (unsigned HOST_WIDE_INT bp, | |
3082 | unsigned HOST_WIDE_INT sz, | |
3083 | unsigned HOST_WIDE_INT al) | |
902cb3b7 | 3084 | : bytepos (bp), size (sz), align (al), orig (false) |
3d3e04ac | 3085 | { |
9991d1d3 | 3086 | orig_stores.create (0); |
3d3e04ac | 3087 | } |
3088 | ||
9991d1d3 | 3089 | /* Record all stores in GROUP that write to the region starting at BITPOS and |
3090 | is of size BITSIZE. Record infos for such statements in STORES if | |
3091 | non-NULL. The stores in GROUP must be sorted by bitposition. Return INFO | |
3092 | if there is exactly one original store in the range. */ | |
3d3e04ac | 3093 | |
902cb3b7 | 3094 | static store_immediate_info * |
9991d1d3 | 3095 | find_constituent_stores (struct merged_store_group *group, |
3096 | vec<store_immediate_info *> *stores, | |
3097 | unsigned int *first, | |
3098 | unsigned HOST_WIDE_INT bitpos, | |
3099 | unsigned HOST_WIDE_INT bitsize) | |
3d3e04ac | 3100 | { |
902cb3b7 | 3101 | store_immediate_info *info, *ret = NULL; |
3d3e04ac | 3102 | unsigned int i; |
902cb3b7 | 3103 | bool second = false; |
3104 | bool update_first = true; | |
3d3e04ac | 3105 | unsigned HOST_WIDE_INT end = bitpos + bitsize; |
902cb3b7 | 3106 | for (i = *first; group->stores.iterate (i, &info); ++i) |
3d3e04ac | 3107 | { |
3108 | unsigned HOST_WIDE_INT stmt_start = info->bitpos; | |
3109 | unsigned HOST_WIDE_INT stmt_end = stmt_start + info->bitsize; | |
902cb3b7 | 3110 | if (stmt_end <= bitpos) |
3111 | { | |
3112 | /* BITPOS passed to this function never decreases from within the | |
3113 | same split_group call, so optimize and don't scan info records | |
3114 | which are known to end before or at BITPOS next time. | |
3115 | Only do it if all stores before this one also pass this. */ | |
3116 | if (update_first) | |
3117 | *first = i + 1; | |
3118 | continue; | |
3119 | } | |
3120 | else | |
3121 | update_first = false; | |
3122 | ||
3d3e04ac | 3123 | /* The stores in GROUP are ordered by bitposition so if we're past |
902cb3b7 | 3124 | the region for this group return early. */ |
3125 | if (stmt_start >= end) | |
3126 | return ret; | |
3127 | ||
9991d1d3 | 3128 | if (stores) |
902cb3b7 | 3129 | { |
9991d1d3 | 3130 | stores->safe_push (info); |
902cb3b7 | 3131 | if (ret) |
3132 | { | |
3133 | ret = NULL; | |
3134 | second = true; | |
3135 | } | |
3136 | } | |
3137 | else if (ret) | |
3138 | return NULL; | |
3139 | if (!second) | |
3140 | ret = info; | |
3d3e04ac | 3141 | } |
902cb3b7 | 3142 | return ret; |
3d3e04ac | 3143 | } |
3144 | ||
871a91ec | 3145 | /* Return how many SSA_NAMEs used to compute value to store in the INFO |
3146 | store have multiple uses. If any SSA_NAME has multiple uses, also | |
3147 | count statements needed to compute it. */ | |
3148 | ||
3149 | static unsigned | |
3150 | count_multiple_uses (store_immediate_info *info) | |
3151 | { | |
3152 | gimple *stmt = info->stmt; | |
3153 | unsigned ret = 0; | |
3154 | switch (info->rhs_code) | |
3155 | { | |
3156 | case INTEGER_CST: | |
3157 | return 0; | |
3158 | case BIT_AND_EXPR: | |
3159 | case BIT_IOR_EXPR: | |
3160 | case BIT_XOR_EXPR: | |
832a73b9 | 3161 | if (info->bit_not_p) |
3162 | { | |
3163 | if (!has_single_use (gimple_assign_rhs1 (stmt))) | |
3164 | ret = 1; /* Fall through below to return | |
3165 | the BIT_NOT_EXPR stmt and then | |
3166 | BIT_{AND,IOR,XOR}_EXPR and anything it | |
3167 | uses. */ | |
3168 | else | |
3169 | /* stmt is after this the BIT_NOT_EXPR. */ | |
3170 | stmt = SSA_NAME_DEF_STMT (gimple_assign_rhs1 (stmt)); | |
3171 | } | |
871a91ec | 3172 | if (!has_single_use (gimple_assign_rhs1 (stmt))) |
3173 | { | |
3174 | ret += 1 + info->ops[0].bit_not_p; | |
3175 | if (info->ops[1].base_addr) | |
3176 | ret += 1 + info->ops[1].bit_not_p; | |
3177 | return ret + 1; | |
3178 | } | |
3179 | stmt = SSA_NAME_DEF_STMT (gimple_assign_rhs1 (stmt)); | |
3180 | /* stmt is now the BIT_*_EXPR. */ | |
3181 | if (!has_single_use (gimple_assign_rhs1 (stmt))) | |
aa0a1d29 | 3182 | ret += 1 + info->ops[info->ops_swapped_p].bit_not_p; |
3183 | else if (info->ops[info->ops_swapped_p].bit_not_p) | |
871a91ec | 3184 | { |
3185 | gimple *stmt2 = SSA_NAME_DEF_STMT (gimple_assign_rhs1 (stmt)); | |
3186 | if (!has_single_use (gimple_assign_rhs1 (stmt2))) | |
3187 | ++ret; | |
3188 | } | |
3189 | if (info->ops[1].base_addr == NULL_TREE) | |
aa0a1d29 | 3190 | { |
3191 | gcc_checking_assert (!info->ops_swapped_p); | |
3192 | return ret; | |
3193 | } | |
871a91ec | 3194 | if (!has_single_use (gimple_assign_rhs2 (stmt))) |
aa0a1d29 | 3195 | ret += 1 + info->ops[1 - info->ops_swapped_p].bit_not_p; |
3196 | else if (info->ops[1 - info->ops_swapped_p].bit_not_p) | |
871a91ec | 3197 | { |
3198 | gimple *stmt2 = SSA_NAME_DEF_STMT (gimple_assign_rhs2 (stmt)); | |
3199 | if (!has_single_use (gimple_assign_rhs1 (stmt2))) | |
3200 | ++ret; | |
3201 | } | |
3202 | return ret; | |
3203 | case MEM_REF: | |
3204 | if (!has_single_use (gimple_assign_rhs1 (stmt))) | |
3205 | return 1 + info->ops[0].bit_not_p; | |
3206 | else if (info->ops[0].bit_not_p) | |
3207 | { | |
3208 | stmt = SSA_NAME_DEF_STMT (gimple_assign_rhs1 (stmt)); | |
3209 | if (!has_single_use (gimple_assign_rhs1 (stmt))) | |
3210 | return 1; | |
3211 | } | |
3212 | return 0; | |
10f0d48d | 3213 | case BIT_INSERT_EXPR: |
3214 | return has_single_use (gimple_assign_rhs1 (stmt)) ? 0 : 1; | |
871a91ec | 3215 | default: |
3216 | gcc_unreachable (); | |
3217 | } | |
3218 | } | |
3219 | ||
3d3e04ac | 3220 | /* Split a merged store described by GROUP by populating the SPLIT_STORES |
902cb3b7 | 3221 | vector (if non-NULL) with split_store structs describing the byte offset |
3222 | (from the base), the bit size and alignment of each store as well as the | |
3223 | original statements involved in each such split group. | |
3d3e04ac | 3224 | This is to separate the splitting strategy from the statement |
3225 | building/emission/linking done in output_merged_store. | |
902cb3b7 | 3226 | Return number of new stores. |
9991d1d3 | 3227 | If ALLOW_UNALIGNED_STORE is false, then all stores must be aligned. |
3228 | If ALLOW_UNALIGNED_LOAD is false, then all loads must be aligned. | |
e1eef457 | 3229 | BZERO_FIRST may be true only when the first store covers the whole group |
3230 | and clears it; if BZERO_FIRST is true, keep that first store in the set | |
3231 | unmodified and emit further stores for the overrides only. | |
902cb3b7 | 3232 | If SPLIT_STORES is NULL, it is just a dry run to count number of |
3233 | new stores. */ | |
3d3e04ac | 3234 | |
902cb3b7 | 3235 | static unsigned int |
9991d1d3 | 3236 | split_group (merged_store_group *group, bool allow_unaligned_store, |
e1eef457 | 3237 | bool allow_unaligned_load, bool bzero_first, |
871a91ec | 3238 | vec<struct split_store *> *split_stores, |
3239 | unsigned *total_orig, | |
3240 | unsigned *total_new) | |
3d3e04ac | 3241 | { |
902cb3b7 | 3242 | unsigned HOST_WIDE_INT pos = group->bitregion_start; |
3243 | unsigned HOST_WIDE_INT size = group->bitregion_end - pos; | |
3d3e04ac | 3244 | unsigned HOST_WIDE_INT bytepos = pos / BITS_PER_UNIT; |
902cb3b7 | 3245 | unsigned HOST_WIDE_INT group_align = group->align; |
3246 | unsigned HOST_WIDE_INT align_base = group->align_base; | |
9991d1d3 | 3247 | unsigned HOST_WIDE_INT group_load_align = group_align; |
871a91ec | 3248 | bool any_orig = false; |
3d3e04ac | 3249 | |
3d3e04ac | 3250 | gcc_assert ((size % BITS_PER_UNIT == 0) && (pos % BITS_PER_UNIT == 0)); |
3251 | ||
509ab8cd | 3252 | if (group->stores[0]->rhs_code == LROTATE_EXPR |
3253 | || group->stores[0]->rhs_code == NOP_EXPR) | |
3254 | { | |
e1eef457 | 3255 | gcc_assert (!bzero_first); |
509ab8cd | 3256 | /* For bswap framework using sets of stores, all the checking |
3257 | has been done earlier in try_coalesce_bswap and needs to be | |
3258 | emitted as a single store. */ | |
3259 | if (total_orig) | |
3260 | { | |
3261 | /* Avoid the old/new stmt count heuristics. It should be | |
3262 | always beneficial. */ | |
3263 | total_new[0] = 1; | |
3264 | total_orig[0] = 2; | |
3265 | } | |
3266 | ||
3267 | if (split_stores) | |
3268 | { | |
3269 | unsigned HOST_WIDE_INT align_bitpos | |
3270 | = (group->start - align_base) & (group_align - 1); | |
3271 | unsigned HOST_WIDE_INT align = group_align; | |
3272 | if (align_bitpos) | |
3273 | align = least_bit_hwi (align_bitpos); | |
3274 | bytepos = group->start / BITS_PER_UNIT; | |
3275 | struct split_store *store | |
3276 | = new split_store (bytepos, group->width, align); | |
3277 | unsigned int first = 0; | |
3278 | find_constituent_stores (group, &store->orig_stores, | |
3279 | &first, group->start, group->width); | |
3280 | split_stores->safe_push (store); | |
3281 | } | |
3282 | ||
3283 | return 1; | |
3284 | } | |
3285 | ||
902cb3b7 | 3286 | unsigned int ret = 0, first = 0; |
3d3e04ac | 3287 | unsigned HOST_WIDE_INT try_pos = bytepos; |
3d3e04ac | 3288 | |
871a91ec | 3289 | if (total_orig) |
3290 | { | |
3291 | unsigned int i; | |
3292 | store_immediate_info *info = group->stores[0]; | |
3293 | ||
3294 | total_new[0] = 0; | |
3295 | total_orig[0] = 1; /* The orig store. */ | |
3296 | info = group->stores[0]; | |
3297 | if (info->ops[0].base_addr) | |
9deedf62 | 3298 | total_orig[0]++; |
871a91ec | 3299 | if (info->ops[1].base_addr) |
9deedf62 | 3300 | total_orig[0]++; |
871a91ec | 3301 | switch (info->rhs_code) |
3302 | { | |
3303 | case BIT_AND_EXPR: | |
3304 | case BIT_IOR_EXPR: | |
3305 | case BIT_XOR_EXPR: | |
3306 | total_orig[0]++; /* The orig BIT_*_EXPR stmt. */ | |
3307 | break; | |
3308 | default: | |
3309 | break; | |
3310 | } | |
3311 | total_orig[0] *= group->stores.length (); | |
3312 | ||
3313 | FOR_EACH_VEC_ELT (group->stores, i, info) | |
9deedf62 | 3314 | { |
3315 | total_new[0] += count_multiple_uses (info); | |
3316 | total_orig[0] += (info->bit_not_p | |
3317 | + info->ops[0].bit_not_p | |
3318 | + info->ops[1].bit_not_p); | |
3319 | } | |
871a91ec | 3320 | } |
3321 | ||
9991d1d3 | 3322 | if (!allow_unaligned_load) |
3323 | for (int i = 0; i < 2; ++i) | |
3324 | if (group->load_align[i]) | |
3325 | group_load_align = MIN (group_load_align, group->load_align[i]); | |
3326 | ||
e1eef457 | 3327 | if (bzero_first) |
3328 | { | |
3329 | first = 1; | |
3330 | ret = 1; | |
3331 | if (split_stores) | |
3332 | { | |
3333 | struct split_store *store | |
3334 | = new split_store (bytepos, group->stores[0]->bitsize, align_base); | |
3335 | store->orig_stores.safe_push (group->stores[0]); | |
3336 | store->orig = true; | |
3337 | any_orig = true; | |
3338 | split_stores->safe_push (store); | |
3339 | } | |
3340 | } | |
3341 | ||
3d3e04ac | 3342 | while (size > 0) |
3343 | { | |
9991d1d3 | 3344 | if ((allow_unaligned_store || group_align <= BITS_PER_UNIT) |
e1eef457 | 3345 | && (group->mask[try_pos - bytepos] == (unsigned char) ~0U |
3346 | || (bzero_first && group->val[try_pos - bytepos] == 0))) | |
902cb3b7 | 3347 | { |
3348 | /* Skip padding bytes. */ | |
3349 | ++try_pos; | |
3350 | size -= BITS_PER_UNIT; | |
3351 | continue; | |
3352 | } | |
3353 | ||
3d3e04ac | 3354 | unsigned HOST_WIDE_INT try_bitpos = try_pos * BITS_PER_UNIT; |
902cb3b7 | 3355 | unsigned int try_size = MAX_STORE_BITSIZE, nonmasked; |
3356 | unsigned HOST_WIDE_INT align_bitpos | |
3357 | = (try_bitpos - align_base) & (group_align - 1); | |
3358 | unsigned HOST_WIDE_INT align = group_align; | |
3359 | if (align_bitpos) | |
3360 | align = least_bit_hwi (align_bitpos); | |
9991d1d3 | 3361 | if (!allow_unaligned_store) |
902cb3b7 | 3362 | try_size = MIN (try_size, align); |
9991d1d3 | 3363 | if (!allow_unaligned_load) |
3364 | { | |
3365 | /* If we can't do or don't want to do unaligned stores | |
3366 | as well as loads, we need to take the loads into account | |
3367 | as well. */ | |
3368 | unsigned HOST_WIDE_INT load_align = group_load_align; | |
3369 | align_bitpos = (try_bitpos - align_base) & (load_align - 1); | |
3370 | if (align_bitpos) | |
3371 | load_align = least_bit_hwi (align_bitpos); | |
3372 | for (int i = 0; i < 2; ++i) | |
3373 | if (group->load_align[i]) | |
3374 | { | |
e61263f2 | 3375 | align_bitpos |
3376 | = known_alignment (try_bitpos | |
3377 | - group->stores[0]->bitpos | |
3378 | + group->stores[0]->ops[i].bitpos | |
3379 | - group->load_align_base[i]); | |
3380 | if (align_bitpos & (group_load_align - 1)) | |
9991d1d3 | 3381 | { |
3382 | unsigned HOST_WIDE_INT a = least_bit_hwi (align_bitpos); | |
3383 | load_align = MIN (load_align, a); | |
3384 | } | |
3385 | } | |
3386 | try_size = MIN (try_size, load_align); | |
3387 | } | |
902cb3b7 | 3388 | store_immediate_info *info |
9991d1d3 | 3389 | = find_constituent_stores (group, NULL, &first, try_bitpos, try_size); |
902cb3b7 | 3390 | if (info) |
3391 | { | |
3392 | /* If there is just one original statement for the range, see if | |
3393 | we can just reuse the original store which could be even larger | |
3394 | than try_size. */ | |
3395 | unsigned HOST_WIDE_INT stmt_end | |
3396 | = ROUND_UP (info->bitpos + info->bitsize, BITS_PER_UNIT); | |
9991d1d3 | 3397 | info = find_constituent_stores (group, NULL, &first, try_bitpos, |
3398 | stmt_end - try_bitpos); | |
902cb3b7 | 3399 | if (info && info->bitpos >= try_bitpos) |
3400 | { | |
3401 | try_size = stmt_end - try_bitpos; | |
3402 | goto found; | |
3403 | } | |
3404 | } | |
3d3e04ac | 3405 | |
902cb3b7 | 3406 | /* Approximate store bitsize for the case when there are no padding |
3407 | bits. */ | |
3408 | while (try_size > size) | |
3409 | try_size /= 2; | |
3410 | /* Now look for whole padding bytes at the end of that bitsize. */ | |
3411 | for (nonmasked = try_size / BITS_PER_UNIT; nonmasked > 0; --nonmasked) | |
3412 | if (group->mask[try_pos - bytepos + nonmasked - 1] | |
e1eef457 | 3413 | != (unsigned char) ~0U |
3414 | && (!bzero_first | |
3415 | || group->val[try_pos - bytepos + nonmasked - 1] != 0)) | |
902cb3b7 | 3416 | break; |
3417 | if (nonmasked == 0) | |
3418 | { | |
3419 | /* If entire try_size range is padding, skip it. */ | |
3420 | try_pos += try_size / BITS_PER_UNIT; | |
3421 | size -= try_size; | |
3422 | continue; | |
3423 | } | |
3424 | /* Otherwise try to decrease try_size if second half, last 3 quarters | |
3425 | etc. are padding. */ | |
3426 | nonmasked *= BITS_PER_UNIT; | |
3427 | while (nonmasked <= try_size / 2) | |
3428 | try_size /= 2; | |
9991d1d3 | 3429 | if (!allow_unaligned_store && group_align > BITS_PER_UNIT) |
902cb3b7 | 3430 | { |
3431 | /* Now look for whole padding bytes at the start of that bitsize. */ | |
3432 | unsigned int try_bytesize = try_size / BITS_PER_UNIT, masked; | |
3433 | for (masked = 0; masked < try_bytesize; ++masked) | |
e1eef457 | 3434 | if (group->mask[try_pos - bytepos + masked] != (unsigned char) ~0U |
3435 | && (!bzero_first | |
3436 | || group->val[try_pos - bytepos + masked] != 0)) | |
902cb3b7 | 3437 | break; |
3438 | masked *= BITS_PER_UNIT; | |
3439 | gcc_assert (masked < try_size); | |
3440 | if (masked >= try_size / 2) | |
3441 | { | |
3442 | while (masked >= try_size / 2) | |
3443 | { | |
3444 | try_size /= 2; | |
3445 | try_pos += try_size / BITS_PER_UNIT; | |
3446 | size -= try_size; | |
3447 | masked -= try_size; | |
3448 | } | |
3449 | /* Need to recompute the alignment, so just retry at the new | |
3450 | position. */ | |
3451 | continue; | |
3452 | } | |
3453 | } | |
3454 | ||
3455 | found: | |
3456 | ++ret; | |
3d3e04ac | 3457 | |
902cb3b7 | 3458 | if (split_stores) |
3459 | { | |
3460 | struct split_store *store | |
3461 | = new split_store (try_pos, try_size, align); | |
9991d1d3 | 3462 | info = find_constituent_stores (group, &store->orig_stores, |
3463 | &first, try_bitpos, try_size); | |
902cb3b7 | 3464 | if (info |
3465 | && info->bitpos >= try_bitpos | |
3466 | && info->bitpos + info->bitsize <= try_bitpos + try_size) | |
871a91ec | 3467 | { |
3468 | store->orig = true; | |
3469 | any_orig = true; | |
3470 | } | |
902cb3b7 | 3471 | split_stores->safe_push (store); |
3472 | } | |
3473 | ||
3474 | try_pos += try_size / BITS_PER_UNIT; | |
3d3e04ac | 3475 | size -= try_size; |
3d3e04ac | 3476 | } |
902cb3b7 | 3477 | |
871a91ec | 3478 | if (total_orig) |
3479 | { | |
9deedf62 | 3480 | unsigned int i; |
3481 | struct split_store *store; | |
871a91ec | 3482 | /* If we are reusing some original stores and any of the |
3483 | original SSA_NAMEs had multiple uses, we need to subtract | |
3484 | those now before we add the new ones. */ | |
3485 | if (total_new[0] && any_orig) | |
3486 | { | |
871a91ec | 3487 | FOR_EACH_VEC_ELT (*split_stores, i, store) |
3488 | if (store->orig) | |
3489 | total_new[0] -= count_multiple_uses (store->orig_stores[0]); | |
3490 | } | |
3491 | total_new[0] += ret; /* The new store. */ | |
3492 | store_immediate_info *info = group->stores[0]; | |
3493 | if (info->ops[0].base_addr) | |
9deedf62 | 3494 | total_new[0] += ret; |
871a91ec | 3495 | if (info->ops[1].base_addr) |
9deedf62 | 3496 | total_new[0] += ret; |
871a91ec | 3497 | switch (info->rhs_code) |
3498 | { | |
3499 | case BIT_AND_EXPR: | |
3500 | case BIT_IOR_EXPR: | |
3501 | case BIT_XOR_EXPR: | |
3502 | total_new[0] += ret; /* The new BIT_*_EXPR stmt. */ | |
3503 | break; | |
3504 | default: | |
3505 | break; | |
3506 | } | |
9deedf62 | 3507 | FOR_EACH_VEC_ELT (*split_stores, i, store) |
3508 | { | |
3509 | unsigned int j; | |
3510 | bool bit_not_p[3] = { false, false, false }; | |
3511 | /* If all orig_stores have certain bit_not_p set, then | |
3512 | we'd use a BIT_NOT_EXPR stmt and need to account for it. | |
3513 | If some orig_stores have certain bit_not_p set, then | |
3514 | we'd use a BIT_XOR_EXPR with a mask and need to account for | |
3515 | it. */ | |
3516 | FOR_EACH_VEC_ELT (store->orig_stores, j, info) | |
3517 | { | |
3518 | if (info->ops[0].bit_not_p) | |
3519 | bit_not_p[0] = true; | |
3520 | if (info->ops[1].bit_not_p) | |
3521 | bit_not_p[1] = true; | |
3522 | if (info->bit_not_p) | |
3523 | bit_not_p[2] = true; | |
3524 | } | |
3525 | total_new[0] += bit_not_p[0] + bit_not_p[1] + bit_not_p[2]; | |
3526 | } | |
3527 | ||
871a91ec | 3528 | } |
3529 | ||
902cb3b7 | 3530 | return ret; |
3d3e04ac | 3531 | } |
3532 | ||
9deedf62 | 3533 | /* Return the operation through which the operand IDX (if < 2) or |
3534 | result (IDX == 2) should be inverted. If NOP_EXPR, no inversion | |
3535 | is done, if BIT_NOT_EXPR, all bits are inverted, if BIT_XOR_EXPR, | |
3536 | the bits should be xored with mask. */ | |
3537 | ||
3538 | static enum tree_code | |
3539 | invert_op (split_store *split_store, int idx, tree int_type, tree &mask) | |
3540 | { | |
3541 | unsigned int i; | |
3542 | store_immediate_info *info; | |
3543 | unsigned int cnt = 0; | |
6187b750 | 3544 | bool any_paddings = false; |
9deedf62 | 3545 | FOR_EACH_VEC_ELT (split_store->orig_stores, i, info) |
3546 | { | |
3547 | bool bit_not_p = idx < 2 ? info->ops[idx].bit_not_p : info->bit_not_p; | |
3548 | if (bit_not_p) | |
6187b750 | 3549 | { |
3550 | ++cnt; | |
3551 | tree lhs = gimple_assign_lhs (info->stmt); | |
3552 | if (INTEGRAL_TYPE_P (TREE_TYPE (lhs)) | |
3553 | && TYPE_PRECISION (TREE_TYPE (lhs)) < info->bitsize) | |
3554 | any_paddings = true; | |
3555 | } | |
9deedf62 | 3556 | } |
3557 | mask = NULL_TREE; | |
3558 | if (cnt == 0) | |
3559 | return NOP_EXPR; | |
6187b750 | 3560 | if (cnt == split_store->orig_stores.length () && !any_paddings) |
9deedf62 | 3561 | return BIT_NOT_EXPR; |
3562 | ||
3563 | unsigned HOST_WIDE_INT try_bitpos = split_store->bytepos * BITS_PER_UNIT; | |
3564 | unsigned buf_size = split_store->size / BITS_PER_UNIT; | |
3565 | unsigned char *buf | |
3566 | = XALLOCAVEC (unsigned char, buf_size); | |
3567 | memset (buf, ~0U, buf_size); | |
3568 | FOR_EACH_VEC_ELT (split_store->orig_stores, i, info) | |
3569 | { | |
3570 | bool bit_not_p = idx < 2 ? info->ops[idx].bit_not_p : info->bit_not_p; | |
3571 | if (!bit_not_p) | |
3572 | continue; | |
3573 | /* Clear regions with bit_not_p and invert afterwards, rather than | |
3574 | clear regions with !bit_not_p, so that gaps in between stores aren't | |
3575 | set in the mask. */ | |
3576 | unsigned HOST_WIDE_INT bitsize = info->bitsize; | |
6187b750 | 3577 | unsigned HOST_WIDE_INT prec = bitsize; |
9deedf62 | 3578 | unsigned int pos_in_buffer = 0; |
6187b750 | 3579 | if (any_paddings) |
3580 | { | |
3581 | tree lhs = gimple_assign_lhs (info->stmt); | |
3582 | if (INTEGRAL_TYPE_P (TREE_TYPE (lhs)) | |
3583 | && TYPE_PRECISION (TREE_TYPE (lhs)) < bitsize) | |
3584 | prec = TYPE_PRECISION (TREE_TYPE (lhs)); | |
3585 | } | |
9deedf62 | 3586 | if (info->bitpos < try_bitpos) |
3587 | { | |
3588 | gcc_assert (info->bitpos + bitsize > try_bitpos); | |
6187b750 | 3589 | if (!BYTES_BIG_ENDIAN) |
3590 | { | |
3591 | if (prec <= try_bitpos - info->bitpos) | |
3592 | continue; | |
3593 | prec -= try_bitpos - info->bitpos; | |
3594 | } | |
3595 | bitsize -= try_bitpos - info->bitpos; | |
3596 | if (BYTES_BIG_ENDIAN && prec > bitsize) | |
3597 | prec = bitsize; | |
9deedf62 | 3598 | } |
3599 | else | |
3600 | pos_in_buffer = info->bitpos - try_bitpos; | |
6187b750 | 3601 | if (prec < bitsize) |
3602 | { | |
3603 | /* If this is a bool inversion, invert just the least significant | |
3604 | prec bits rather than all bits of it. */ | |
3605 | if (BYTES_BIG_ENDIAN) | |
3606 | { | |
3607 | pos_in_buffer += bitsize - prec; | |
3608 | if (pos_in_buffer >= split_store->size) | |
3609 | continue; | |
3610 | } | |
3611 | bitsize = prec; | |
3612 | } | |
9deedf62 | 3613 | if (pos_in_buffer + bitsize > split_store->size) |
3614 | bitsize = split_store->size - pos_in_buffer; | |
3615 | unsigned char *p = buf + (pos_in_buffer / BITS_PER_UNIT); | |
3616 | if (BYTES_BIG_ENDIAN) | |
3617 | clear_bit_region_be (p, (BITS_PER_UNIT - 1 | |
3618 | - (pos_in_buffer % BITS_PER_UNIT)), bitsize); | |
3619 | else | |
3620 | clear_bit_region (p, pos_in_buffer % BITS_PER_UNIT, bitsize); | |
3621 | } | |
3622 | for (unsigned int i = 0; i < buf_size; ++i) | |
3623 | buf[i] = ~buf[i]; | |
3624 | mask = native_interpret_expr (int_type, buf, buf_size); | |
3625 | return BIT_XOR_EXPR; | |
3626 | } | |
3627 | ||
3d3e04ac | 3628 | /* Given a merged store group GROUP output the widened version of it. |
3629 | The store chain is against the base object BASE. | |
3630 | Try store sizes of at most MAX_STORE_BITSIZE bits wide and don't output | |
3631 | unaligned stores for STRICT_ALIGNMENT targets or if it's too expensive. | |
3632 | Make sure that the number of statements output is less than the number of | |
3633 | original statements. If a better sequence is possible emit it and | |
3634 | return true. */ | |
3635 | ||
3636 | bool | |
f85e7cb7 | 3637 | imm_store_chain_info::output_merged_store (merged_store_group *group) |
3d3e04ac | 3638 | { |
79b9cc46 | 3639 | split_store *split_store; |
3640 | unsigned int i; | |
902cb3b7 | 3641 | unsigned HOST_WIDE_INT start_byte_pos |
3642 | = group->bitregion_start / BITS_PER_UNIT; | |
3d3e04ac | 3643 | |
3644 | unsigned int orig_num_stmts = group->stores.length (); | |
3645 | if (orig_num_stmts < 2) | |
3646 | return false; | |
3647 | ||
902cb3b7 | 3648 | auto_vec<struct split_store *, 32> split_stores; |
9991d1d3 | 3649 | bool allow_unaligned_store |
902cb3b7 | 3650 | = !STRICT_ALIGNMENT && PARAM_VALUE (PARAM_STORE_MERGING_ALLOW_UNALIGNED); |
9991d1d3 | 3651 | bool allow_unaligned_load = allow_unaligned_store; |
e1eef457 | 3652 | bool bzero_first = false; |
3653 | if (group->stores[0]->rhs_code == INTEGER_CST | |
3654 | && TREE_CODE (gimple_assign_rhs1 (group->stores[0]->stmt)) == CONSTRUCTOR | |
3655 | && CONSTRUCTOR_NELTS (gimple_assign_rhs1 (group->stores[0]->stmt)) == 0 | |
3656 | && group->start == group->stores[0]->bitpos | |
3657 | && group->width == group->stores[0]->bitsize | |
3658 | && (group->start % BITS_PER_UNIT) == 0 | |
3659 | && (group->width % BITS_PER_UNIT) == 0) | |
3660 | bzero_first = true; | |
3661 | if (allow_unaligned_store || bzero_first) | |
902cb3b7 | 3662 | { |
3663 | /* If unaligned stores are allowed, see how many stores we'd emit | |
3664 | for unaligned and how many stores we'd emit for aligned stores. | |
e1eef457 | 3665 | Only use unaligned stores if it allows fewer stores than aligned. |
3666 | Similarly, if there is a whole region clear first, prefer expanding | |
3667 | it together compared to expanding clear first followed by merged | |
3668 | further stores. */ | |
3669 | unsigned cnt[4] = { ~0, ~0, ~0, ~0 }; | |
3670 | int pass_min = 0; | |
3671 | for (int pass = 0; pass < 4; ++pass) | |
3672 | { | |
3673 | if (!allow_unaligned_store && (pass & 1) != 0) | |
3674 | continue; | |
3675 | if (!bzero_first && (pass & 2) != 0) | |
3676 | continue; | |
3677 | cnt[pass] = split_group (group, (pass & 1) != 0, | |
3678 | allow_unaligned_load, (pass & 2) != 0, | |
3679 | NULL, NULL, NULL); | |
3680 | if (cnt[pass] < cnt[pass_min]) | |
3681 | pass_min = pass; | |
3682 | } | |
3683 | if ((pass_min & 1) == 0) | |
9991d1d3 | 3684 | allow_unaligned_store = false; |
e1eef457 | 3685 | if ((pass_min & 2) == 0) |
3686 | bzero_first = false; | |
902cb3b7 | 3687 | } |
871a91ec | 3688 | unsigned total_orig, total_new; |
e1eef457 | 3689 | split_group (group, allow_unaligned_store, allow_unaligned_load, bzero_first, |
871a91ec | 3690 | &split_stores, &total_orig, &total_new); |
902cb3b7 | 3691 | |
3692 | if (split_stores.length () >= orig_num_stmts) | |
3693 | { | |
3694 | /* We didn't manage to reduce the number of statements. Bail out. */ | |
3695 | if (dump_file && (dump_flags & TDF_DETAILS)) | |
871a91ec | 3696 | fprintf (dump_file, "Exceeded original number of stmts (%u)." |
3697 | " Not profitable to emit new sequence.\n", | |
3698 | orig_num_stmts); | |
79b9cc46 | 3699 | FOR_EACH_VEC_ELT (split_stores, i, split_store) |
3700 | delete split_store; | |
902cb3b7 | 3701 | return false; |
3702 | } | |
871a91ec | 3703 | if (total_orig <= total_new) |
3704 | { | |
3705 | /* If number of estimated new statements is above estimated original | |
3706 | statements, bail out too. */ | |
3707 | if (dump_file && (dump_flags & TDF_DETAILS)) | |
3708 | fprintf (dump_file, "Estimated number of original stmts (%u)" | |
3709 | " not larger than estimated number of new" | |
3710 | " stmts (%u).\n", | |
3711 | total_orig, total_new); | |
79b9cc46 | 3712 | FOR_EACH_VEC_ELT (split_stores, i, split_store) |
3713 | delete split_store; | |
509ab8cd | 3714 | return false; |
871a91ec | 3715 | } |
3d3e04ac | 3716 | |
3717 | gimple_stmt_iterator last_gsi = gsi_for_stmt (group->last_stmt); | |
3718 | gimple_seq seq = NULL; | |
3d3e04ac | 3719 | tree last_vdef, new_vuse; |
3720 | last_vdef = gimple_vdef (group->last_stmt); | |
3721 | new_vuse = gimple_vuse (group->last_stmt); | |
509ab8cd | 3722 | tree bswap_res = NULL_TREE; |
3723 | ||
3724 | if (group->stores[0]->rhs_code == LROTATE_EXPR | |
3725 | || group->stores[0]->rhs_code == NOP_EXPR) | |
3726 | { | |
3727 | tree fndecl = NULL_TREE, bswap_type = NULL_TREE, load_type; | |
3728 | gimple *ins_stmt = group->stores[0]->ins_stmt; | |
3729 | struct symbolic_number *n = &group->stores[0]->n; | |
3730 | bool bswap = group->stores[0]->rhs_code == LROTATE_EXPR; | |
3731 | ||
3732 | switch (n->range) | |
3733 | { | |
3734 | case 16: | |
3735 | load_type = bswap_type = uint16_type_node; | |
3736 | break; | |
3737 | case 32: | |
3738 | load_type = uint32_type_node; | |
3739 | if (bswap) | |
3740 | { | |
3741 | fndecl = builtin_decl_explicit (BUILT_IN_BSWAP32); | |
3742 | bswap_type = TREE_VALUE (TYPE_ARG_TYPES (TREE_TYPE (fndecl))); | |
3743 | } | |
3744 | break; | |
3745 | case 64: | |
3746 | load_type = uint64_type_node; | |
3747 | if (bswap) | |
3748 | { | |
3749 | fndecl = builtin_decl_explicit (BUILT_IN_BSWAP64); | |
3750 | bswap_type = TREE_VALUE (TYPE_ARG_TYPES (TREE_TYPE (fndecl))); | |
3751 | } | |
3752 | break; | |
3753 | default: | |
3754 | gcc_unreachable (); | |
3755 | } | |
3756 | ||
3757 | /* If the loads have each vuse of the corresponding store, | |
3758 | we've checked the aliasing already in try_coalesce_bswap and | |
3759 | we want to sink the need load into seq. So need to use new_vuse | |
3760 | on the load. */ | |
58cff6a2 | 3761 | if (n->base_addr) |
509ab8cd | 3762 | { |
58cff6a2 | 3763 | if (n->vuse == NULL) |
3764 | { | |
3765 | n->vuse = new_vuse; | |
3766 | ins_stmt = NULL; | |
3767 | } | |
3768 | else | |
3769 | /* Update vuse in case it has changed by output_merged_stores. */ | |
3770 | n->vuse = gimple_vuse (ins_stmt); | |
509ab8cd | 3771 | } |
3772 | bswap_res = bswap_replace (gsi_start (seq), ins_stmt, fndecl, | |
3773 | bswap_type, load_type, n, bswap); | |
3774 | gcc_assert (bswap_res); | |
3775 | } | |
3d3e04ac | 3776 | |
3777 | gimple *stmt = NULL; | |
9991d1d3 | 3778 | auto_vec<gimple *, 32> orig_stmts; |
509ab8cd | 3779 | gimple_seq this_seq; |
3780 | tree addr = force_gimple_operand_1 (unshare_expr (base_addr), &this_seq, | |
427223f1 | 3781 | is_gimple_mem_ref_addr, NULL_TREE); |
509ab8cd | 3782 | gimple_seq_add_seq_without_update (&seq, this_seq); |
9991d1d3 | 3783 | |
3784 | tree load_addr[2] = { NULL_TREE, NULL_TREE }; | |
3785 | gimple_seq load_seq[2] = { NULL, NULL }; | |
3786 | gimple_stmt_iterator load_gsi[2] = { gsi_none (), gsi_none () }; | |
3787 | for (int j = 0; j < 2; ++j) | |
3788 | { | |
3789 | store_operand_info &op = group->stores[0]->ops[j]; | |
3790 | if (op.base_addr == NULL_TREE) | |
3791 | continue; | |
3792 | ||
3793 | store_immediate_info *infol = group->stores.last (); | |
3794 | if (gimple_vuse (op.stmt) == gimple_vuse (infol->ops[j].stmt)) | |
3795 | { | |
e0099abc | 3796 | /* We can't pick the location randomly; while we've verified |
3797 | all the loads have the same vuse, they can be still in different | |
3798 | basic blocks and we need to pick the one from the last bb: | |
3799 | int x = q[0]; | |
3800 | if (x == N) return; | |
3801 | int y = q[1]; | |
3802 | p[0] = x; | |
3803 | p[1] = y; | |
3804 | otherwise if we put the wider load at the q[0] load, we might | |
3805 | segfault if q[1] is not mapped. */ | |
3806 | basic_block bb = gimple_bb (op.stmt); | |
3807 | gimple *ostmt = op.stmt; | |
3808 | store_immediate_info *info; | |
3809 | FOR_EACH_VEC_ELT (group->stores, i, info) | |
3810 | { | |
3811 | gimple *tstmt = info->ops[j].stmt; | |
3812 | basic_block tbb = gimple_bb (tstmt); | |
3813 | if (dominated_by_p (CDI_DOMINATORS, tbb, bb)) | |
3814 | { | |
3815 | ostmt = tstmt; | |
3816 | bb = tbb; | |
3817 | } | |
3818 | } | |
3819 | load_gsi[j] = gsi_for_stmt (ostmt); | |
9991d1d3 | 3820 | load_addr[j] |
3821 | = force_gimple_operand_1 (unshare_expr (op.base_addr), | |
3822 | &load_seq[j], is_gimple_mem_ref_addr, | |
3823 | NULL_TREE); | |
3824 | } | |
3825 | else if (operand_equal_p (base_addr, op.base_addr, 0)) | |
3826 | load_addr[j] = addr; | |
3827 | else | |
ad3e5b2f | 3828 | { |
ad3e5b2f | 3829 | load_addr[j] |
3830 | = force_gimple_operand_1 (unshare_expr (op.base_addr), | |
3831 | &this_seq, is_gimple_mem_ref_addr, | |
3832 | NULL_TREE); | |
3833 | gimple_seq_add_seq_without_update (&seq, this_seq); | |
3834 | } | |
9991d1d3 | 3835 | } |
3836 | ||
3d3e04ac | 3837 | FOR_EACH_VEC_ELT (split_stores, i, split_store) |
3838 | { | |
3839 | unsigned HOST_WIDE_INT try_size = split_store->size; | |
3840 | unsigned HOST_WIDE_INT try_pos = split_store->bytepos; | |
10f0d48d | 3841 | unsigned HOST_WIDE_INT try_bitpos = try_pos * BITS_PER_UNIT; |
3d3e04ac | 3842 | unsigned HOST_WIDE_INT align = split_store->align; |
902cb3b7 | 3843 | tree dest, src; |
3844 | location_t loc; | |
3845 | if (split_store->orig) | |
3846 | { | |
3847 | /* If there is just a single constituent store which covers | |
3848 | the whole area, just reuse the lhs and rhs. */ | |
9991d1d3 | 3849 | gimple *orig_stmt = split_store->orig_stores[0]->stmt; |
3850 | dest = gimple_assign_lhs (orig_stmt); | |
3851 | src = gimple_assign_rhs1 (orig_stmt); | |
3852 | loc = gimple_location (orig_stmt); | |
902cb3b7 | 3853 | } |
3854 | else | |
3855 | { | |
9991d1d3 | 3856 | store_immediate_info *info; |
3857 | unsigned short clique, base; | |
3858 | unsigned int k; | |
3859 | FOR_EACH_VEC_ELT (split_store->orig_stores, k, info) | |
3860 | orig_stmts.safe_push (info->stmt); | |
902cb3b7 | 3861 | tree offset_type |
9991d1d3 | 3862 | = get_alias_type_for_stmts (orig_stmts, false, &clique, &base); |
3863 | loc = get_location_for_stmts (orig_stmts); | |
3864 | orig_stmts.truncate (0); | |
902cb3b7 | 3865 | |
3866 | tree int_type = build_nonstandard_integer_type (try_size, UNSIGNED); | |
3867 | int_type = build_aligned_type (int_type, align); | |
3868 | dest = fold_build2 (MEM_REF, int_type, addr, | |
3869 | build_int_cst (offset_type, try_pos)); | |
9991d1d3 | 3870 | if (TREE_CODE (dest) == MEM_REF) |
3871 | { | |
3872 | MR_DEPENDENCE_CLIQUE (dest) = clique; | |
3873 | MR_DEPENDENCE_BASE (dest) = base; | |
3874 | } | |
3875 | ||
10f0d48d | 3876 | tree mask; |
3877 | if (bswap_res) | |
3878 | mask = integer_zero_node; | |
3879 | else | |
509ab8cd | 3880 | mask = native_interpret_expr (int_type, |
3881 | group->mask + try_pos | |
3882 | - start_byte_pos, | |
3883 | group->buf_size); | |
9991d1d3 | 3884 | |
3885 | tree ops[2]; | |
3886 | for (int j = 0; | |
3887 | j < 1 + (split_store->orig_stores[0]->ops[1].val != NULL_TREE); | |
3888 | ++j) | |
3889 | { | |
3890 | store_operand_info &op = split_store->orig_stores[0]->ops[j]; | |
509ab8cd | 3891 | if (bswap_res) |
3892 | ops[j] = bswap_res; | |
3893 | else if (op.base_addr) | |
9991d1d3 | 3894 | { |
3895 | FOR_EACH_VEC_ELT (split_store->orig_stores, k, info) | |
3896 | orig_stmts.safe_push (info->ops[j].stmt); | |
3897 | ||
3898 | offset_type = get_alias_type_for_stmts (orig_stmts, true, | |
3899 | &clique, &base); | |
3900 | location_t load_loc = get_location_for_stmts (orig_stmts); | |
3901 | orig_stmts.truncate (0); | |
3902 | ||
3903 | unsigned HOST_WIDE_INT load_align = group->load_align[j]; | |
3904 | unsigned HOST_WIDE_INT align_bitpos | |
10f0d48d | 3905 | = known_alignment (try_bitpos |
e61263f2 | 3906 | - split_store->orig_stores[0]->bitpos |
3907 | + op.bitpos); | |
3908 | if (align_bitpos & (load_align - 1)) | |
9991d1d3 | 3909 | load_align = least_bit_hwi (align_bitpos); |
3910 | ||
3911 | tree load_int_type | |
3912 | = build_nonstandard_integer_type (try_size, UNSIGNED); | |
3913 | load_int_type | |
3914 | = build_aligned_type (load_int_type, load_align); | |
3915 | ||
e61263f2 | 3916 | poly_uint64 load_pos |
10f0d48d | 3917 | = exact_div (try_bitpos |
e61263f2 | 3918 | - split_store->orig_stores[0]->bitpos |
3919 | + op.bitpos, | |
3920 | BITS_PER_UNIT); | |
9991d1d3 | 3921 | ops[j] = fold_build2 (MEM_REF, load_int_type, load_addr[j], |
3922 | build_int_cst (offset_type, load_pos)); | |
3923 | if (TREE_CODE (ops[j]) == MEM_REF) | |
3924 | { | |
3925 | MR_DEPENDENCE_CLIQUE (ops[j]) = clique; | |
3926 | MR_DEPENDENCE_BASE (ops[j]) = base; | |
3927 | } | |
3928 | if (!integer_zerop (mask)) | |
3929 | /* The load might load some bits (that will be masked off | |
3930 | later on) uninitialized, avoid -W*uninitialized | |
3931 | warnings in that case. */ | |
3932 | TREE_NO_WARNING (ops[j]) = 1; | |
3933 | ||
3934 | stmt = gimple_build_assign (make_ssa_name (int_type), | |
3935 | ops[j]); | |
3936 | gimple_set_location (stmt, load_loc); | |
3937 | if (gsi_bb (load_gsi[j])) | |
3938 | { | |
3939 | gimple_set_vuse (stmt, gimple_vuse (op.stmt)); | |
3940 | gimple_seq_add_stmt_without_update (&load_seq[j], stmt); | |
3941 | } | |
3942 | else | |
3943 | { | |
3944 | gimple_set_vuse (stmt, new_vuse); | |
3945 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
3946 | } | |
3947 | ops[j] = gimple_assign_lhs (stmt); | |
9deedf62 | 3948 | tree xor_mask; |
3949 | enum tree_code inv_op | |
3950 | = invert_op (split_store, j, int_type, xor_mask); | |
3951 | if (inv_op != NOP_EXPR) | |
c35548ce | 3952 | { |
3953 | stmt = gimple_build_assign (make_ssa_name (int_type), | |
9deedf62 | 3954 | inv_op, ops[j], xor_mask); |
c35548ce | 3955 | gimple_set_location (stmt, load_loc); |
3956 | ops[j] = gimple_assign_lhs (stmt); | |
3957 | ||
3958 | if (gsi_bb (load_gsi[j])) | |
3959 | gimple_seq_add_stmt_without_update (&load_seq[j], | |
3960 | stmt); | |
3961 | else | |
3962 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
3963 | } | |
9991d1d3 | 3964 | } |
3965 | else | |
3966 | ops[j] = native_interpret_expr (int_type, | |
3967 | group->val + try_pos | |
3968 | - start_byte_pos, | |
3969 | group->buf_size); | |
3970 | } | |
3971 | ||
3972 | switch (split_store->orig_stores[0]->rhs_code) | |
3973 | { | |
3974 | case BIT_AND_EXPR: | |
3975 | case BIT_IOR_EXPR: | |
3976 | case BIT_XOR_EXPR: | |
3977 | FOR_EACH_VEC_ELT (split_store->orig_stores, k, info) | |
3978 | { | |
3979 | tree rhs1 = gimple_assign_rhs1 (info->stmt); | |
3980 | orig_stmts.safe_push (SSA_NAME_DEF_STMT (rhs1)); | |
3981 | } | |
3982 | location_t bit_loc; | |
3983 | bit_loc = get_location_for_stmts (orig_stmts); | |
3984 | orig_stmts.truncate (0); | |
3985 | ||
3986 | stmt | |
3987 | = gimple_build_assign (make_ssa_name (int_type), | |
3988 | split_store->orig_stores[0]->rhs_code, | |
3989 | ops[0], ops[1]); | |
3990 | gimple_set_location (stmt, bit_loc); | |
3991 | /* If there is just one load and there is a separate | |
3992 | load_seq[0], emit the bitwise op right after it. */ | |
3993 | if (load_addr[1] == NULL_TREE && gsi_bb (load_gsi[0])) | |
3994 | gimple_seq_add_stmt_without_update (&load_seq[0], stmt); | |
3995 | /* Otherwise, if at least one load is in seq, we need to | |
3996 | emit the bitwise op right before the store. If there | |
3997 | are two loads and are emitted somewhere else, it would | |
3998 | be better to emit the bitwise op as early as possible; | |
3999 | we don't track where that would be possible right now | |
4000 | though. */ | |
4001 | else | |
4002 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
4003 | src = gimple_assign_lhs (stmt); | |
9deedf62 | 4004 | tree xor_mask; |
4005 | enum tree_code inv_op; | |
4006 | inv_op = invert_op (split_store, 2, int_type, xor_mask); | |
4007 | if (inv_op != NOP_EXPR) | |
832a73b9 | 4008 | { |
4009 | stmt = gimple_build_assign (make_ssa_name (int_type), | |
9deedf62 | 4010 | inv_op, src, xor_mask); |
832a73b9 | 4011 | gimple_set_location (stmt, bit_loc); |
4012 | if (load_addr[1] == NULL_TREE && gsi_bb (load_gsi[0])) | |
4013 | gimple_seq_add_stmt_without_update (&load_seq[0], stmt); | |
4014 | else | |
4015 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
4016 | src = gimple_assign_lhs (stmt); | |
4017 | } | |
9991d1d3 | 4018 | break; |
509ab8cd | 4019 | case LROTATE_EXPR: |
4020 | case NOP_EXPR: | |
4021 | src = ops[0]; | |
4022 | if (!is_gimple_val (src)) | |
4023 | { | |
4024 | stmt = gimple_build_assign (make_ssa_name (TREE_TYPE (src)), | |
4025 | src); | |
4026 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
4027 | src = gimple_assign_lhs (stmt); | |
4028 | } | |
4029 | if (!useless_type_conversion_p (int_type, TREE_TYPE (src))) | |
4030 | { | |
4031 | stmt = gimple_build_assign (make_ssa_name (int_type), | |
4032 | NOP_EXPR, src); | |
4033 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
4034 | src = gimple_assign_lhs (stmt); | |
4035 | } | |
665dafda | 4036 | inv_op = invert_op (split_store, 2, int_type, xor_mask); |
4037 | if (inv_op != NOP_EXPR) | |
4038 | { | |
4039 | stmt = gimple_build_assign (make_ssa_name (int_type), | |
4040 | inv_op, src, xor_mask); | |
4041 | gimple_set_location (stmt, loc); | |
4042 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
4043 | src = gimple_assign_lhs (stmt); | |
4044 | } | |
509ab8cd | 4045 | break; |
9991d1d3 | 4046 | default: |
4047 | src = ops[0]; | |
4048 | break; | |
4049 | } | |
4050 | ||
10f0d48d | 4051 | /* If bit insertion is required, we use the source as an accumulator |
4052 | into which the successive bit-field values are manually inserted. | |
4053 | FIXME: perhaps use BIT_INSERT_EXPR instead in some cases? */ | |
4054 | if (group->bit_insertion) | |
4055 | FOR_EACH_VEC_ELT (split_store->orig_stores, k, info) | |
4056 | if (info->rhs_code == BIT_INSERT_EXPR | |
4057 | && info->bitpos < try_bitpos + try_size | |
4058 | && info->bitpos + info->bitsize > try_bitpos) | |
4059 | { | |
4060 | /* Mask, truncate, convert to final type, shift and ior into | |
4061 | the accumulator. Note that every step can be a no-op. */ | |
4062 | const HOST_WIDE_INT start_gap = info->bitpos - try_bitpos; | |
4063 | const HOST_WIDE_INT end_gap | |
4064 | = (try_bitpos + try_size) - (info->bitpos + info->bitsize); | |
4065 | tree tem = info->ops[0].val; | |
1bcb04d5 | 4066 | if (TYPE_PRECISION (TREE_TYPE (tem)) <= info->bitsize) |
4067 | { | |
4068 | tree bitfield_type | |
4069 | = build_nonstandard_integer_type (info->bitsize, | |
4070 | UNSIGNED); | |
4071 | tem = gimple_convert (&seq, loc, bitfield_type, tem); | |
4072 | } | |
4073 | else if ((BYTES_BIG_ENDIAN ? start_gap : end_gap) > 0) | |
10f0d48d | 4074 | { |
4075 | const unsigned HOST_WIDE_INT imask | |
4076 | = (HOST_WIDE_INT_1U << info->bitsize) - 1; | |
4077 | tem = gimple_build (&seq, loc, | |
4078 | BIT_AND_EXPR, TREE_TYPE (tem), tem, | |
4079 | build_int_cst (TREE_TYPE (tem), | |
4080 | imask)); | |
4081 | } | |
4082 | const HOST_WIDE_INT shift | |
4083 | = (BYTES_BIG_ENDIAN ? end_gap : start_gap); | |
4084 | if (shift < 0) | |
4085 | tem = gimple_build (&seq, loc, | |
4086 | RSHIFT_EXPR, TREE_TYPE (tem), tem, | |
4087 | build_int_cst (NULL_TREE, -shift)); | |
4088 | tem = gimple_convert (&seq, loc, int_type, tem); | |
4089 | if (shift > 0) | |
4090 | tem = gimple_build (&seq, loc, | |
4091 | LSHIFT_EXPR, int_type, tem, | |
4092 | build_int_cst (NULL_TREE, shift)); | |
4093 | src = gimple_build (&seq, loc, | |
4094 | BIT_IOR_EXPR, int_type, tem, src); | |
4095 | } | |
4096 | ||
902cb3b7 | 4097 | if (!integer_zerop (mask)) |
4098 | { | |
4099 | tree tem = make_ssa_name (int_type); | |
4100 | tree load_src = unshare_expr (dest); | |
4101 | /* The load might load some or all bits uninitialized, | |
4102 | avoid -W*uninitialized warnings in that case. | |
4103 | As optimization, it would be nice if all the bits are | |
4104 | provably uninitialized (no stores at all yet or previous | |
4105 | store a CLOBBER) we'd optimize away the load and replace | |
4106 | it e.g. with 0. */ | |
4107 | TREE_NO_WARNING (load_src) = 1; | |
4108 | stmt = gimple_build_assign (tem, load_src); | |
4109 | gimple_set_location (stmt, loc); | |
4110 | gimple_set_vuse (stmt, new_vuse); | |
4111 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
4112 | ||
4113 | /* FIXME: If there is a single chunk of zero bits in mask, | |
4114 | perhaps use BIT_INSERT_EXPR instead? */ | |
4115 | stmt = gimple_build_assign (make_ssa_name (int_type), | |
4116 | BIT_AND_EXPR, tem, mask); | |
4117 | gimple_set_location (stmt, loc); | |
4118 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
4119 | tem = gimple_assign_lhs (stmt); | |
4120 | ||
9991d1d3 | 4121 | if (TREE_CODE (src) == INTEGER_CST) |
4122 | src = wide_int_to_tree (int_type, | |
4123 | wi::bit_and_not (wi::to_wide (src), | |
4124 | wi::to_wide (mask))); | |
4125 | else | |
4126 | { | |
4127 | tree nmask | |
4128 | = wide_int_to_tree (int_type, | |
4129 | wi::bit_not (wi::to_wide (mask))); | |
4130 | stmt = gimple_build_assign (make_ssa_name (int_type), | |
4131 | BIT_AND_EXPR, src, nmask); | |
4132 | gimple_set_location (stmt, loc); | |
4133 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
4134 | src = gimple_assign_lhs (stmt); | |
4135 | } | |
902cb3b7 | 4136 | stmt = gimple_build_assign (make_ssa_name (int_type), |
4137 | BIT_IOR_EXPR, tem, src); | |
4138 | gimple_set_location (stmt, loc); | |
4139 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
4140 | src = gimple_assign_lhs (stmt); | |
4141 | } | |
4142 | } | |
3d3e04ac | 4143 | |
4144 | stmt = gimple_build_assign (dest, src); | |
4145 | gimple_set_location (stmt, loc); | |
4146 | gimple_set_vuse (stmt, new_vuse); | |
4147 | gimple_seq_add_stmt_without_update (&seq, stmt); | |
4148 | ||
3d3e04ac | 4149 | tree new_vdef; |
4150 | if (i < split_stores.length () - 1) | |
902cb3b7 | 4151 | new_vdef = make_ssa_name (gimple_vop (cfun), stmt); |
3d3e04ac | 4152 | else |
4153 | new_vdef = last_vdef; | |
4154 | ||
4155 | gimple_set_vdef (stmt, new_vdef); | |
4156 | SSA_NAME_DEF_STMT (new_vdef) = stmt; | |
4157 | new_vuse = new_vdef; | |
4158 | } | |
4159 | ||
4160 | FOR_EACH_VEC_ELT (split_stores, i, split_store) | |
4161 | delete split_store; | |
4162 | ||
3d3e04ac | 4163 | gcc_assert (seq); |
4164 | if (dump_file) | |
4165 | { | |
4166 | fprintf (dump_file, | |
10f0d48d | 4167 | "New sequence of %u stores to replace old one of %u stores\n", |
902cb3b7 | 4168 | split_stores.length (), orig_num_stmts); |
3d3e04ac | 4169 | if (dump_flags & TDF_DETAILS) |
4170 | print_gimple_seq (dump_file, seq, 0, TDF_VOPS | TDF_MEMSYMS); | |
4171 | } | |
4172 | gsi_insert_seq_after (&last_gsi, seq, GSI_SAME_STMT); | |
9991d1d3 | 4173 | for (int j = 0; j < 2; ++j) |
4174 | if (load_seq[j]) | |
4175 | gsi_insert_seq_after (&load_gsi[j], load_seq[j], GSI_SAME_STMT); | |
3d3e04ac | 4176 | |
4177 | return true; | |
4178 | } | |
4179 | ||
4180 | /* Process the merged_store_group objects created in the coalescing phase. | |
4181 | The stores are all against the base object BASE. | |
4182 | Try to output the widened stores and delete the original statements if | |
4183 | successful. Return true iff any changes were made. */ | |
4184 | ||
4185 | bool | |
f85e7cb7 | 4186 | imm_store_chain_info::output_merged_stores () |
3d3e04ac | 4187 | { |
4188 | unsigned int i; | |
4189 | merged_store_group *merged_store; | |
4190 | bool ret = false; | |
4191 | FOR_EACH_VEC_ELT (m_merged_store_groups, i, merged_store) | |
4192 | { | |
f85e7cb7 | 4193 | if (output_merged_store (merged_store)) |
3d3e04ac | 4194 | { |
4195 | unsigned int j; | |
4196 | store_immediate_info *store; | |
4197 | FOR_EACH_VEC_ELT (merged_store->stores, j, store) | |
4198 | { | |
4199 | gimple *stmt = store->stmt; | |
4200 | gimple_stmt_iterator gsi = gsi_for_stmt (stmt); | |
4201 | gsi_remove (&gsi, true); | |
4202 | if (stmt != merged_store->last_stmt) | |
4203 | { | |
4204 | unlink_stmt_vdef (stmt); | |
4205 | release_defs (stmt); | |
4206 | } | |
4207 | } | |
4208 | ret = true; | |
4209 | } | |
4210 | } | |
4211 | if (ret && dump_file) | |
4212 | fprintf (dump_file, "Merging successful!\n"); | |
4213 | ||
4214 | return ret; | |
4215 | } | |
4216 | ||
4217 | /* Coalesce the store_immediate_info objects recorded against the base object | |
4218 | BASE in the first phase and output them. | |
4219 | Delete the allocated structures. | |
4220 | Return true if any changes were made. */ | |
4221 | ||
4222 | bool | |
f85e7cb7 | 4223 | imm_store_chain_info::terminate_and_process_chain () |
3d3e04ac | 4224 | { |
4225 | /* Process store chain. */ | |
4226 | bool ret = false; | |
4227 | if (m_store_info.length () > 1) | |
4228 | { | |
4229 | ret = coalesce_immediate_stores (); | |
4230 | if (ret) | |
f85e7cb7 | 4231 | ret = output_merged_stores (); |
3d3e04ac | 4232 | } |
4233 | ||
4234 | /* Delete all the entries we allocated ourselves. */ | |
4235 | store_immediate_info *info; | |
4236 | unsigned int i; | |
4237 | FOR_EACH_VEC_ELT (m_store_info, i, info) | |
4238 | delete info; | |
4239 | ||
4240 | merged_store_group *merged_info; | |
4241 | FOR_EACH_VEC_ELT (m_merged_store_groups, i, merged_info) | |
4242 | delete merged_info; | |
4243 | ||
4244 | return ret; | |
4245 | } | |
4246 | ||
4247 | /* Return true iff LHS is a destination potentially interesting for | |
4248 | store merging. In practice these are the codes that get_inner_reference | |
4249 | can process. */ | |
4250 | ||
4251 | static bool | |
4252 | lhs_valid_for_store_merging_p (tree lhs) | |
4253 | { | |
4254 | tree_code code = TREE_CODE (lhs); | |
4255 | ||
4256 | if (code == ARRAY_REF || code == ARRAY_RANGE_REF || code == MEM_REF | |
e1eef457 | 4257 | || code == COMPONENT_REF || code == BIT_FIELD_REF |
4258 | || DECL_P (lhs)) | |
3d3e04ac | 4259 | return true; |
4260 | ||
4261 | return false; | |
4262 | } | |
4263 | ||
4264 | /* Return true if the tree RHS is a constant we want to consider | |
4265 | during store merging. In practice accept all codes that | |
4266 | native_encode_expr accepts. */ | |
4267 | ||
4268 | static bool | |
4269 | rhs_valid_for_store_merging_p (tree rhs) | |
4270 | { | |
52acb7ae | 4271 | unsigned HOST_WIDE_INT size; |
e1eef457 | 4272 | if (TREE_CODE (rhs) == CONSTRUCTOR |
4273 | && !TREE_CLOBBER_P (rhs) | |
4274 | && CONSTRUCTOR_NELTS (rhs) == 0 | |
4275 | && TYPE_SIZE_UNIT (TREE_TYPE (rhs)) | |
4276 | && tree_fits_uhwi_p (TYPE_SIZE_UNIT (TREE_TYPE (rhs)))) | |
4277 | return true; | |
52acb7ae | 4278 | return (GET_MODE_SIZE (TYPE_MODE (TREE_TYPE (rhs))).is_constant (&size) |
4279 | && native_encode_expr (rhs, NULL, size) != 0); | |
3d3e04ac | 4280 | } |
4281 | ||
9991d1d3 | 4282 | /* If MEM is a memory reference usable for store merging (either as |
4283 | store destination or for loads), return the non-NULL base_addr | |
4284 | and set *PBITSIZE, *PBITPOS, *PBITREGION_START and *PBITREGION_END. | |
4285 | Otherwise return NULL, *PBITPOS should be still valid even for that | |
4286 | case. */ | |
4287 | ||
4288 | static tree | |
e61263f2 | 4289 | mem_valid_for_store_merging (tree mem, poly_uint64 *pbitsize, |
4290 | poly_uint64 *pbitpos, | |
4291 | poly_uint64 *pbitregion_start, | |
4292 | poly_uint64 *pbitregion_end) | |
9991d1d3 | 4293 | { |
e61263f2 | 4294 | poly_int64 bitsize, bitpos; |
4295 | poly_uint64 bitregion_start = 0, bitregion_end = 0; | |
9991d1d3 | 4296 | machine_mode mode; |
4297 | int unsignedp = 0, reversep = 0, volatilep = 0; | |
4298 | tree offset; | |
4299 | tree base_addr = get_inner_reference (mem, &bitsize, &bitpos, &offset, &mode, | |
4300 | &unsignedp, &reversep, &volatilep); | |
4301 | *pbitsize = bitsize; | |
e61263f2 | 4302 | if (known_eq (bitsize, 0)) |
9991d1d3 | 4303 | return NULL_TREE; |
4304 | ||
4305 | if (TREE_CODE (mem) == COMPONENT_REF | |
4306 | && DECL_BIT_FIELD_TYPE (TREE_OPERAND (mem, 1))) | |
4307 | { | |
4308 | get_bit_range (&bitregion_start, &bitregion_end, mem, &bitpos, &offset); | |
e61263f2 | 4309 | if (maybe_ne (bitregion_end, 0U)) |
4310 | bitregion_end += 1; | |
9991d1d3 | 4311 | } |
4312 | ||
4313 | if (reversep) | |
4314 | return NULL_TREE; | |
4315 | ||
4316 | /* We do not want to rewrite TARGET_MEM_REFs. */ | |
4317 | if (TREE_CODE (base_addr) == TARGET_MEM_REF) | |
4318 | return NULL_TREE; | |
4319 | /* In some cases get_inner_reference may return a | |
4320 | MEM_REF [ptr + byteoffset]. For the purposes of this pass | |
4321 | canonicalize the base_addr to MEM_REF [ptr] and take | |
4322 | byteoffset into account in the bitpos. This occurs in | |
4323 | PR 23684 and this way we can catch more chains. */ | |
4324 | else if (TREE_CODE (base_addr) == MEM_REF) | |
4325 | { | |
e61263f2 | 4326 | poly_offset_int byte_off = mem_ref_offset (base_addr); |
4327 | poly_offset_int bit_off = byte_off << LOG2_BITS_PER_UNIT; | |
9991d1d3 | 4328 | bit_off += bitpos; |
e61263f2 | 4329 | if (known_ge (bit_off, 0) && bit_off.to_shwi (&bitpos)) |
9991d1d3 | 4330 | { |
e61263f2 | 4331 | if (maybe_ne (bitregion_end, 0U)) |
9991d1d3 | 4332 | { |
4333 | bit_off = byte_off << LOG2_BITS_PER_UNIT; | |
4334 | bit_off += bitregion_start; | |
e61263f2 | 4335 | if (bit_off.to_uhwi (&bitregion_start)) |
9991d1d3 | 4336 | { |
9991d1d3 | 4337 | bit_off = byte_off << LOG2_BITS_PER_UNIT; |
4338 | bit_off += bitregion_end; | |
e61263f2 | 4339 | if (!bit_off.to_uhwi (&bitregion_end)) |
9991d1d3 | 4340 | bitregion_end = 0; |
4341 | } | |
4342 | else | |
4343 | bitregion_end = 0; | |
4344 | } | |
4345 | } | |
4346 | else | |
4347 | return NULL_TREE; | |
4348 | base_addr = TREE_OPERAND (base_addr, 0); | |
4349 | } | |
4350 | /* get_inner_reference returns the base object, get at its | |
4351 | address now. */ | |
4352 | else | |
4353 | { | |
e61263f2 | 4354 | if (maybe_lt (bitpos, 0)) |
9991d1d3 | 4355 | return NULL_TREE; |
4356 | base_addr = build_fold_addr_expr (base_addr); | |
4357 | } | |
4358 | ||
e61263f2 | 4359 | if (known_eq (bitregion_end, 0U)) |
9991d1d3 | 4360 | { |
e61263f2 | 4361 | bitregion_start = round_down_to_byte_boundary (bitpos); |
b870fc0c | 4362 | bitregion_end = bitpos; |
4363 | bitregion_end = round_up_to_byte_boundary (bitregion_end + bitsize); | |
9991d1d3 | 4364 | } |
4365 | ||
4366 | if (offset != NULL_TREE) | |
4367 | { | |
4368 | /* If the access is variable offset then a base decl has to be | |
4369 | address-taken to be able to emit pointer-based stores to it. | |
4370 | ??? We might be able to get away with re-using the original | |
4371 | base up to the first variable part and then wrapping that inside | |
4372 | a BIT_FIELD_REF. */ | |
4373 | tree base = get_base_address (base_addr); | |
4374 | if (! base | |
4375 | || (DECL_P (base) && ! TREE_ADDRESSABLE (base))) | |
4376 | return NULL_TREE; | |
4377 | ||
4378 | base_addr = build2 (POINTER_PLUS_EXPR, TREE_TYPE (base_addr), | |
4379 | base_addr, offset); | |
4380 | } | |
4381 | ||
4382 | *pbitsize = bitsize; | |
4383 | *pbitpos = bitpos; | |
4384 | *pbitregion_start = bitregion_start; | |
4385 | *pbitregion_end = bitregion_end; | |
4386 | return base_addr; | |
4387 | } | |
4388 | ||
4389 | /* Return true if STMT is a load that can be used for store merging. | |
4390 | In that case fill in *OP. BITSIZE, BITPOS, BITREGION_START and | |
4391 | BITREGION_END are properties of the corresponding store. */ | |
4392 | ||
4393 | static bool | |
4394 | handled_load (gimple *stmt, store_operand_info *op, | |
e61263f2 | 4395 | poly_uint64 bitsize, poly_uint64 bitpos, |
4396 | poly_uint64 bitregion_start, poly_uint64 bitregion_end) | |
9991d1d3 | 4397 | { |
c35548ce | 4398 | if (!is_gimple_assign (stmt)) |
9991d1d3 | 4399 | return false; |
c35548ce | 4400 | if (gimple_assign_rhs_code (stmt) == BIT_NOT_EXPR) |
4401 | { | |
4402 | tree rhs1 = gimple_assign_rhs1 (stmt); | |
4403 | if (TREE_CODE (rhs1) == SSA_NAME | |
c35548ce | 4404 | && handled_load (SSA_NAME_DEF_STMT (rhs1), op, bitsize, bitpos, |
4405 | bitregion_start, bitregion_end)) | |
4406 | { | |
832a73b9 | 4407 | /* Don't allow _1 = load; _2 = ~1; _3 = ~_2; which should have |
4408 | been optimized earlier, but if allowed here, would confuse the | |
4409 | multiple uses counting. */ | |
4410 | if (op->bit_not_p) | |
4411 | return false; | |
c35548ce | 4412 | op->bit_not_p = !op->bit_not_p; |
4413 | return true; | |
4414 | } | |
4415 | return false; | |
4416 | } | |
4417 | if (gimple_vuse (stmt) | |
4418 | && gimple_assign_load_p (stmt) | |
aac19106 | 4419 | && !stmt_can_throw_internal (cfun, stmt) |
9991d1d3 | 4420 | && !gimple_has_volatile_ops (stmt)) |
4421 | { | |
4422 | tree mem = gimple_assign_rhs1 (stmt); | |
4423 | op->base_addr | |
4424 | = mem_valid_for_store_merging (mem, &op->bitsize, &op->bitpos, | |
4425 | &op->bitregion_start, | |
4426 | &op->bitregion_end); | |
4427 | if (op->base_addr != NULL_TREE | |
e61263f2 | 4428 | && known_eq (op->bitsize, bitsize) |
4429 | && multiple_p (op->bitpos - bitpos, BITS_PER_UNIT) | |
4430 | && known_ge (op->bitpos - op->bitregion_start, | |
4431 | bitpos - bitregion_start) | |
4432 | && known_ge (op->bitregion_end - op->bitpos, | |
4433 | bitregion_end - bitpos)) | |
9991d1d3 | 4434 | { |
4435 | op->stmt = stmt; | |
4436 | op->val = mem; | |
c35548ce | 4437 | op->bit_not_p = false; |
9991d1d3 | 4438 | return true; |
4439 | } | |
4440 | } | |
4441 | return false; | |
4442 | } | |
4443 | ||
4444 | /* Record the store STMT for store merging optimization if it can be | |
4445 | optimized. */ | |
4446 | ||
4447 | void | |
4448 | pass_store_merging::process_store (gimple *stmt) | |
4449 | { | |
4450 | tree lhs = gimple_assign_lhs (stmt); | |
4451 | tree rhs = gimple_assign_rhs1 (stmt); | |
e61263f2 | 4452 | poly_uint64 bitsize, bitpos; |
4453 | poly_uint64 bitregion_start, bitregion_end; | |
9991d1d3 | 4454 | tree base_addr |
4455 | = mem_valid_for_store_merging (lhs, &bitsize, &bitpos, | |
4456 | &bitregion_start, &bitregion_end); | |
e61263f2 | 4457 | if (known_eq (bitsize, 0U)) |
9991d1d3 | 4458 | return; |
4459 | ||
4460 | bool invalid = (base_addr == NULL_TREE | |
e61263f2 | 4461 | || (maybe_gt (bitsize, |
4462 | (unsigned int) MAX_BITSIZE_MODE_ANY_INT) | |
e1eef457 | 4463 | && TREE_CODE (rhs) != INTEGER_CST |
4464 | && (TREE_CODE (rhs) != CONSTRUCTOR | |
4465 | || CONSTRUCTOR_NELTS (rhs) != 0))); | |
9991d1d3 | 4466 | enum tree_code rhs_code = ERROR_MARK; |
832a73b9 | 4467 | bool bit_not_p = false; |
509ab8cd | 4468 | struct symbolic_number n; |
4469 | gimple *ins_stmt = NULL; | |
9991d1d3 | 4470 | store_operand_info ops[2]; |
4471 | if (invalid) | |
4472 | ; | |
4473 | else if (rhs_valid_for_store_merging_p (rhs)) | |
4474 | { | |
4475 | rhs_code = INTEGER_CST; | |
4476 | ops[0].val = rhs; | |
4477 | } | |
871a91ec | 4478 | else if (TREE_CODE (rhs) != SSA_NAME) |
9991d1d3 | 4479 | invalid = true; |
4480 | else | |
4481 | { | |
4482 | gimple *def_stmt = SSA_NAME_DEF_STMT (rhs), *def_stmt1, *def_stmt2; | |
4483 | if (!is_gimple_assign (def_stmt)) | |
4484 | invalid = true; | |
4485 | else if (handled_load (def_stmt, &ops[0], bitsize, bitpos, | |
4486 | bitregion_start, bitregion_end)) | |
4487 | rhs_code = MEM_REF; | |
832a73b9 | 4488 | else if (gimple_assign_rhs_code (def_stmt) == BIT_NOT_EXPR) |
4489 | { | |
4490 | tree rhs1 = gimple_assign_rhs1 (def_stmt); | |
4491 | if (TREE_CODE (rhs1) == SSA_NAME | |
4492 | && is_gimple_assign (SSA_NAME_DEF_STMT (rhs1))) | |
4493 | { | |
4494 | bit_not_p = true; | |
4495 | def_stmt = SSA_NAME_DEF_STMT (rhs1); | |
4496 | } | |
4497 | } | |
10f0d48d | 4498 | |
832a73b9 | 4499 | if (rhs_code == ERROR_MARK && !invalid) |
9991d1d3 | 4500 | switch ((rhs_code = gimple_assign_rhs_code (def_stmt))) |
4501 | { | |
4502 | case BIT_AND_EXPR: | |
4503 | case BIT_IOR_EXPR: | |
4504 | case BIT_XOR_EXPR: | |
4505 | tree rhs1, rhs2; | |
4506 | rhs1 = gimple_assign_rhs1 (def_stmt); | |
4507 | rhs2 = gimple_assign_rhs2 (def_stmt); | |
4508 | invalid = true; | |
871a91ec | 4509 | if (TREE_CODE (rhs1) != SSA_NAME) |
9991d1d3 | 4510 | break; |
4511 | def_stmt1 = SSA_NAME_DEF_STMT (rhs1); | |
4512 | if (!is_gimple_assign (def_stmt1) | |
4513 | || !handled_load (def_stmt1, &ops[0], bitsize, bitpos, | |
4514 | bitregion_start, bitregion_end)) | |
4515 | break; | |
4516 | if (rhs_valid_for_store_merging_p (rhs2)) | |
4517 | ops[1].val = rhs2; | |
871a91ec | 4518 | else if (TREE_CODE (rhs2) != SSA_NAME) |
9991d1d3 | 4519 | break; |
4520 | else | |
4521 | { | |
4522 | def_stmt2 = SSA_NAME_DEF_STMT (rhs2); | |
4523 | if (!is_gimple_assign (def_stmt2)) | |
4524 | break; | |
4525 | else if (!handled_load (def_stmt2, &ops[1], bitsize, bitpos, | |
4526 | bitregion_start, bitregion_end)) | |
4527 | break; | |
4528 | } | |
4529 | invalid = false; | |
4530 | break; | |
4531 | default: | |
4532 | invalid = true; | |
4533 | break; | |
4534 | } | |
10f0d48d | 4535 | |
e61263f2 | 4536 | unsigned HOST_WIDE_INT const_bitsize; |
4537 | if (bitsize.is_constant (&const_bitsize) | |
10f0d48d | 4538 | && (const_bitsize % BITS_PER_UNIT) == 0 |
e61263f2 | 4539 | && const_bitsize <= 64 |
10f0d48d | 4540 | && multiple_p (bitpos, BITS_PER_UNIT)) |
509ab8cd | 4541 | { |
4542 | ins_stmt = find_bswap_or_nop_1 (def_stmt, &n, 12); | |
4543 | if (ins_stmt) | |
4544 | { | |
4545 | uint64_t nn = n.n; | |
4546 | for (unsigned HOST_WIDE_INT i = 0; | |
e61263f2 | 4547 | i < const_bitsize; |
4548 | i += BITS_PER_UNIT, nn >>= BITS_PER_MARKER) | |
509ab8cd | 4549 | if ((nn & MARKER_MASK) == 0 |
4550 | || (nn & MARKER_MASK) == MARKER_BYTE_UNKNOWN) | |
4551 | { | |
4552 | ins_stmt = NULL; | |
4553 | break; | |
4554 | } | |
4555 | if (ins_stmt) | |
4556 | { | |
4557 | if (invalid) | |
4558 | { | |
4559 | rhs_code = LROTATE_EXPR; | |
4560 | ops[0].base_addr = NULL_TREE; | |
4561 | ops[1].base_addr = NULL_TREE; | |
4562 | } | |
4563 | invalid = false; | |
4564 | } | |
4565 | } | |
4566 | } | |
10f0d48d | 4567 | |
4568 | if (invalid | |
4569 | && bitsize.is_constant (&const_bitsize) | |
4570 | && ((const_bitsize % BITS_PER_UNIT) != 0 | |
4571 | || !multiple_p (bitpos, BITS_PER_UNIT)) | |
4572 | && const_bitsize <= 64) | |
4573 | { | |
1bcb04d5 | 4574 | /* Bypass a conversion to the bit-field type. */ |
4d885f78 | 4575 | if (!bit_not_p |
4576 | && is_gimple_assign (def_stmt) | |
4577 | && CONVERT_EXPR_CODE_P (rhs_code)) | |
10f0d48d | 4578 | { |
4579 | tree rhs1 = gimple_assign_rhs1 (def_stmt); | |
4580 | if (TREE_CODE (rhs1) == SSA_NAME | |
1bcb04d5 | 4581 | && INTEGRAL_TYPE_P (TREE_TYPE (rhs1))) |
10f0d48d | 4582 | rhs = rhs1; |
4583 | } | |
4584 | rhs_code = BIT_INSERT_EXPR; | |
4d885f78 | 4585 | bit_not_p = false; |
10f0d48d | 4586 | ops[0].val = rhs; |
4587 | ops[0].base_addr = NULL_TREE; | |
4588 | ops[1].base_addr = NULL_TREE; | |
4589 | invalid = false; | |
4590 | } | |
9991d1d3 | 4591 | } |
4592 | ||
e61263f2 | 4593 | unsigned HOST_WIDE_INT const_bitsize, const_bitpos; |
4594 | unsigned HOST_WIDE_INT const_bitregion_start, const_bitregion_end; | |
4595 | if (invalid | |
4596 | || !bitsize.is_constant (&const_bitsize) | |
4597 | || !bitpos.is_constant (&const_bitpos) | |
4598 | || !bitregion_start.is_constant (&const_bitregion_start) | |
4599 | || !bitregion_end.is_constant (&const_bitregion_end)) | |
9991d1d3 | 4600 | { |
c35548ce | 4601 | terminate_all_aliasing_chains (NULL, stmt); |
9991d1d3 | 4602 | return; |
4603 | } | |
4604 | ||
509ab8cd | 4605 | if (!ins_stmt) |
4606 | memset (&n, 0, sizeof (n)); | |
4607 | ||
c35548ce | 4608 | struct imm_store_chain_info **chain_info = NULL; |
4609 | if (base_addr) | |
4610 | chain_info = m_stores.get (base_addr); | |
4611 | ||
9991d1d3 | 4612 | store_immediate_info *info; |
4613 | if (chain_info) | |
4614 | { | |
4615 | unsigned int ord = (*chain_info)->m_store_info.length (); | |
e61263f2 | 4616 | info = new store_immediate_info (const_bitsize, const_bitpos, |
4617 | const_bitregion_start, | |
4618 | const_bitregion_end, | |
4619 | stmt, ord, rhs_code, n, ins_stmt, | |
832a73b9 | 4620 | bit_not_p, ops[0], ops[1]); |
9991d1d3 | 4621 | if (dump_file && (dump_flags & TDF_DETAILS)) |
4622 | { | |
4623 | fprintf (dump_file, "Recording immediate store from stmt:\n"); | |
4624 | print_gimple_stmt (dump_file, stmt, 0); | |
4625 | } | |
4626 | (*chain_info)->m_store_info.safe_push (info); | |
c35548ce | 4627 | terminate_all_aliasing_chains (chain_info, stmt); |
9991d1d3 | 4628 | /* If we reach the limit of stores to merge in a chain terminate and |
4629 | process the chain now. */ | |
4630 | if ((*chain_info)->m_store_info.length () | |
4631 | == (unsigned int) PARAM_VALUE (PARAM_MAX_STORES_TO_MERGE)) | |
4632 | { | |
4633 | if (dump_file && (dump_flags & TDF_DETAILS)) | |
4634 | fprintf (dump_file, | |
4635 | "Reached maximum number of statements to merge:\n"); | |
4636 | terminate_and_release_chain (*chain_info); | |
4637 | } | |
4638 | return; | |
4639 | } | |
4640 | ||
4641 | /* Store aliases any existing chain? */ | |
c35548ce | 4642 | terminate_all_aliasing_chains (NULL, stmt); |
9991d1d3 | 4643 | /* Start a new chain. */ |
4644 | struct imm_store_chain_info *new_chain | |
4645 | = new imm_store_chain_info (m_stores_head, base_addr); | |
e61263f2 | 4646 | info = new store_immediate_info (const_bitsize, const_bitpos, |
4647 | const_bitregion_start, | |
4648 | const_bitregion_end, | |
4649 | stmt, 0, rhs_code, n, ins_stmt, | |
832a73b9 | 4650 | bit_not_p, ops[0], ops[1]); |
9991d1d3 | 4651 | new_chain->m_store_info.safe_push (info); |
4652 | m_stores.put (base_addr, new_chain); | |
4653 | if (dump_file && (dump_flags & TDF_DETAILS)) | |
4654 | { | |
4655 | fprintf (dump_file, "Starting new chain with statement:\n"); | |
4656 | print_gimple_stmt (dump_file, stmt, 0); | |
4657 | fprintf (dump_file, "The base object is:\n"); | |
4658 | print_generic_expr (dump_file, base_addr); | |
4659 | fprintf (dump_file, "\n"); | |
4660 | } | |
4661 | } | |
4662 | ||
3d3e04ac | 4663 | /* Entry point for the pass. Go over each basic block recording chains of |
9991d1d3 | 4664 | immediate stores. Upon encountering a terminating statement (as defined |
4665 | by stmt_terminates_chain_p) process the recorded stores and emit the widened | |
4666 | variants. */ | |
3d3e04ac | 4667 | |
4668 | unsigned int | |
4669 | pass_store_merging::execute (function *fun) | |
4670 | { | |
4671 | basic_block bb; | |
4672 | hash_set<gimple *> orig_stmts; | |
4673 | ||
509ab8cd | 4674 | calculate_dominance_info (CDI_DOMINATORS); |
4675 | ||
3d3e04ac | 4676 | FOR_EACH_BB_FN (bb, fun) |
4677 | { | |
4678 | gimple_stmt_iterator gsi; | |
4679 | unsigned HOST_WIDE_INT num_statements = 0; | |
4680 | /* Record the original statements so that we can keep track of | |
4681 | statements emitted in this pass and not re-process new | |
4682 | statements. */ | |
4683 | for (gsi = gsi_after_labels (bb); !gsi_end_p (gsi); gsi_next (&gsi)) | |
4684 | { | |
4685 | if (is_gimple_debug (gsi_stmt (gsi))) | |
4686 | continue; | |
4687 | ||
63eabc9b | 4688 | if (++num_statements >= 2) |
3d3e04ac | 4689 | break; |
4690 | } | |
4691 | ||
4692 | if (num_statements < 2) | |
4693 | continue; | |
4694 | ||
4695 | if (dump_file && (dump_flags & TDF_DETAILS)) | |
4696 | fprintf (dump_file, "Processing basic block <%d>:\n", bb->index); | |
4697 | ||
4698 | for (gsi = gsi_after_labels (bb); !gsi_end_p (gsi); gsi_next (&gsi)) | |
4699 | { | |
4700 | gimple *stmt = gsi_stmt (gsi); | |
4701 | ||
3a3ba7de | 4702 | if (is_gimple_debug (stmt)) |
4703 | continue; | |
4704 | ||
3d3e04ac | 4705 | if (gimple_has_volatile_ops (stmt)) |
4706 | { | |
4707 | /* Terminate all chains. */ | |
4708 | if (dump_file && (dump_flags & TDF_DETAILS)) | |
4709 | fprintf (dump_file, "Volatile access terminates " | |
4710 | "all chains\n"); | |
4711 | terminate_and_process_all_chains (); | |
4712 | continue; | |
4713 | } | |
4714 | ||
3d3e04ac | 4715 | if (gimple_assign_single_p (stmt) && gimple_vdef (stmt) |
aac19106 | 4716 | && !stmt_can_throw_internal (cfun, stmt) |
3d3e04ac | 4717 | && lhs_valid_for_store_merging_p (gimple_assign_lhs (stmt))) |
9991d1d3 | 4718 | process_store (stmt); |
4719 | else | |
4720 | terminate_all_aliasing_chains (NULL, stmt); | |
3d3e04ac | 4721 | } |
4722 | terminate_and_process_all_chains (); | |
4723 | } | |
4724 | return 0; | |
4725 | } | |
4726 | ||
4727 | } // anon namespace | |
4728 | ||
4729 | /* Construct and return a store merging pass object. */ | |
4730 | ||
4731 | gimple_opt_pass * | |
4732 | make_pass_store_merging (gcc::context *ctxt) | |
4733 | { | |
4734 | return new pass_store_merging (ctxt); | |
4735 | } | |
3d9a2fb3 | 4736 | |
4737 | #if CHECKING_P | |
4738 | ||
4739 | namespace selftest { | |
4740 | ||
4741 | /* Selftests for store merging helpers. */ | |
4742 | ||
4743 | /* Assert that all elements of the byte arrays X and Y, both of length N | |
4744 | are equal. */ | |
4745 | ||
4746 | static void | |
4747 | verify_array_eq (unsigned char *x, unsigned char *y, unsigned int n) | |
4748 | { | |
4749 | for (unsigned int i = 0; i < n; i++) | |
4750 | { | |
4751 | if (x[i] != y[i]) | |
4752 | { | |
4753 | fprintf (stderr, "Arrays do not match. X:\n"); | |
4754 | dump_char_array (stderr, x, n); | |
4755 | fprintf (stderr, "Y:\n"); | |
4756 | dump_char_array (stderr, y, n); | |
4757 | } | |
4758 | ASSERT_EQ (x[i], y[i]); | |
4759 | } | |
4760 | } | |
4761 | ||
4762 | /* Test shift_bytes_in_array and that it carries bits across between | |
4763 | bytes correctly. */ | |
4764 | ||
4765 | static void | |
4766 | verify_shift_bytes_in_array (void) | |
4767 | { | |
4768 | /* byte 1 | byte 0 | |
4769 | 00011111 | 11100000. */ | |
4770 | unsigned char orig[2] = { 0xe0, 0x1f }; | |
4771 | unsigned char in[2]; | |
4772 | memcpy (in, orig, sizeof orig); | |
4773 | ||
4774 | unsigned char expected[2] = { 0x80, 0x7f }; | |
4775 | shift_bytes_in_array (in, sizeof (in), 2); | |
4776 | verify_array_eq (in, expected, sizeof (in)); | |
4777 | ||
4778 | memcpy (in, orig, sizeof orig); | |
4779 | memcpy (expected, orig, sizeof orig); | |
4780 | /* Check that shifting by zero doesn't change anything. */ | |
4781 | shift_bytes_in_array (in, sizeof (in), 0); | |
4782 | verify_array_eq (in, expected, sizeof (in)); | |
4783 | ||
4784 | } | |
4785 | ||
4786 | /* Test shift_bytes_in_array_right and that it carries bits across between | |
4787 | bytes correctly. */ | |
4788 | ||
4789 | static void | |
4790 | verify_shift_bytes_in_array_right (void) | |
4791 | { | |
4792 | /* byte 1 | byte 0 | |
4793 | 00011111 | 11100000. */ | |
4794 | unsigned char orig[2] = { 0x1f, 0xe0}; | |
4795 | unsigned char in[2]; | |
4796 | memcpy (in, orig, sizeof orig); | |
4797 | unsigned char expected[2] = { 0x07, 0xf8}; | |
4798 | shift_bytes_in_array_right (in, sizeof (in), 2); | |
4799 | verify_array_eq (in, expected, sizeof (in)); | |
4800 | ||
4801 | memcpy (in, orig, sizeof orig); | |
4802 | memcpy (expected, orig, sizeof orig); | |
4803 | /* Check that shifting by zero doesn't change anything. */ | |
4804 | shift_bytes_in_array_right (in, sizeof (in), 0); | |
4805 | verify_array_eq (in, expected, sizeof (in)); | |
4806 | } | |
4807 | ||
4808 | /* Test clear_bit_region that it clears exactly the bits asked and | |
4809 | nothing more. */ | |
4810 | ||
4811 | static void | |
4812 | verify_clear_bit_region (void) | |
4813 | { | |
4814 | /* Start with all bits set and test clearing various patterns in them. */ | |
4815 | unsigned char orig[3] = { 0xff, 0xff, 0xff}; | |
4816 | unsigned char in[3]; | |
4817 | unsigned char expected[3]; | |
4818 | memcpy (in, orig, sizeof in); | |
4819 | ||
4820 | /* Check zeroing out all the bits. */ | |
4821 | clear_bit_region (in, 0, 3 * BITS_PER_UNIT); | |
4822 | expected[0] = expected[1] = expected[2] = 0; | |
4823 | verify_array_eq (in, expected, sizeof in); | |
4824 | ||
4825 | memcpy (in, orig, sizeof in); | |
4826 | /* Leave the first and last bits intact. */ | |
4827 | clear_bit_region (in, 1, 3 * BITS_PER_UNIT - 2); | |
4828 | expected[0] = 0x1; | |
4829 | expected[1] = 0; | |
4830 | expected[2] = 0x80; | |
4831 | verify_array_eq (in, expected, sizeof in); | |
4832 | } | |
4833 | ||
4834 | /* Test verify_clear_bit_region_be that it clears exactly the bits asked and | |
4835 | nothing more. */ | |
4836 | ||
4837 | static void | |
4838 | verify_clear_bit_region_be (void) | |
4839 | { | |
4840 | /* Start with all bits set and test clearing various patterns in them. */ | |
4841 | unsigned char orig[3] = { 0xff, 0xff, 0xff}; | |
4842 | unsigned char in[3]; | |
4843 | unsigned char expected[3]; | |
4844 | memcpy (in, orig, sizeof in); | |
4845 | ||
4846 | /* Check zeroing out all the bits. */ | |
4847 | clear_bit_region_be (in, BITS_PER_UNIT - 1, 3 * BITS_PER_UNIT); | |
4848 | expected[0] = expected[1] = expected[2] = 0; | |
4849 | verify_array_eq (in, expected, sizeof in); | |
4850 | ||
4851 | memcpy (in, orig, sizeof in); | |
4852 | /* Leave the first and last bits intact. */ | |
4853 | clear_bit_region_be (in, BITS_PER_UNIT - 2, 3 * BITS_PER_UNIT - 2); | |
4854 | expected[0] = 0x80; | |
4855 | expected[1] = 0; | |
4856 | expected[2] = 0x1; | |
4857 | verify_array_eq (in, expected, sizeof in); | |
4858 | } | |
4859 | ||
4860 | ||
4861 | /* Run all of the selftests within this file. */ | |
4862 | ||
4863 | void | |
4864 | store_merging_c_tests (void) | |
4865 | { | |
4866 | verify_shift_bytes_in_array (); | |
4867 | verify_shift_bytes_in_array_right (); | |
4868 | verify_clear_bit_region (); | |
4869 | verify_clear_bit_region_be (); | |
4870 | } | |
4871 | ||
4872 | } // namespace selftest | |
4873 | #endif /* CHECKING_P. */ |