]> git.ipfire.org Git - thirdparty/gcc.git/blame - include/xtensa-config.h
trans-array.c (gfc_conv_descriptor_data_get): Rename from gfc_conv_descriptor_data.
[thirdparty/gcc.git] / include / xtensa-config.h
CommitLineData
03984308 1/* Xtensa configuration settings.
530f5331 2 Copyright (C) 2001, 2002, 2003, 2004 Free Software Foundation, Inc.
03984308
BW
3 Contributed by Bob Wilson (bwilson@tensilica.com) at Tensilica.
4
6c2e8d1c
BW
5 This program is free software; you can redistribute it and/or modify
6 it under the terms of the GNU General Public License as published by
7 the Free Software Foundation; either version 2, or (at your option)
8 any later version.
9
10 This program is distributed in the hope that it will be useful, but
11 WITHOUT ANY WARRANTY; without even the implied warranty of
12 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13 General Public License for more details.
14
15 You should have received a copy of the GNU General Public License
16 along with this program; if not, write to the Free Software
d6d47ea0 17 Foundation, 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
03984308
BW
18
19#ifndef XTENSA_CONFIG_H
20#define XTENSA_CONFIG_H
21
6c2e8d1c
BW
22/* The macros defined here match those with the same names in the Xtensa
23 compile-time HAL (Hardware Abstraction Layer). Please refer to the
24 Xtensa System Software Reference Manual for documentation of these
25 macros. */
26
b31185fe 27#undef XCHAL_HAVE_BE
03984308 28#define XCHAL_HAVE_BE 1
b31185fe
BW
29
30#undef XCHAL_HAVE_DENSITY
03984308 31#define XCHAL_HAVE_DENSITY 1
b31185fe
BW
32
33#undef XCHAL_HAVE_CONST16
f42f5a1b 34#define XCHAL_HAVE_CONST16 0
b31185fe
BW
35
36#undef XCHAL_HAVE_ABS
6c2e8d1c 37#define XCHAL_HAVE_ABS 1
b31185fe
BW
38
39#undef XCHAL_HAVE_ADDX
6c2e8d1c 40#define XCHAL_HAVE_ADDX 1
b31185fe
BW
41
42#undef XCHAL_HAVE_L32R
f42f5a1b 43#define XCHAL_HAVE_L32R 1
b31185fe 44
530f5331
BW
45#undef XSHAL_USE_ABSOLUTE_LITERALS
46#define XSHAL_USE_ABSOLUTE_LITERALS 0
47
b31185fe 48#undef XCHAL_HAVE_MAC16
03984308 49#define XCHAL_HAVE_MAC16 0
b31185fe
BW
50
51#undef XCHAL_HAVE_MUL16
03984308 52#define XCHAL_HAVE_MUL16 0
b31185fe
BW
53
54#undef XCHAL_HAVE_MUL32
03984308 55#define XCHAL_HAVE_MUL32 0
b31185fe
BW
56
57#undef XCHAL_HAVE_DIV32
03984308 58#define XCHAL_HAVE_DIV32 0
b31185fe
BW
59
60#undef XCHAL_HAVE_NSA
03984308 61#define XCHAL_HAVE_NSA 1
b31185fe
BW
62
63#undef XCHAL_HAVE_MINMAX
03984308 64#define XCHAL_HAVE_MINMAX 0
b31185fe
BW
65
66#undef XCHAL_HAVE_SEXT
03984308 67#define XCHAL_HAVE_SEXT 0
b31185fe
BW
68
69#undef XCHAL_HAVE_LOOPS
e2fb85da 70#define XCHAL_HAVE_LOOPS 1
b31185fe
BW
71
72#undef XCHAL_HAVE_BOOLEANS
03984308 73#define XCHAL_HAVE_BOOLEANS 0
b31185fe
BW
74
75#undef XCHAL_HAVE_FP
03984308 76#define XCHAL_HAVE_FP 0
b31185fe
BW
77
78#undef XCHAL_HAVE_FP_DIV
03984308 79#define XCHAL_HAVE_FP_DIV 0
b31185fe
BW
80
81#undef XCHAL_HAVE_FP_RECIP
03984308 82#define XCHAL_HAVE_FP_RECIP 0
b31185fe
BW
83
84#undef XCHAL_HAVE_FP_SQRT
03984308 85#define XCHAL_HAVE_FP_SQRT 0
b31185fe
BW
86
87#undef XCHAL_HAVE_FP_RSQRT
03984308 88#define XCHAL_HAVE_FP_RSQRT 0
b31185fe
BW
89
90#undef XCHAL_HAVE_WINDOWED
e677f70c 91#define XCHAL_HAVE_WINDOWED 1
03984308 92
530f5331
BW
93#undef XCHAL_HAVE_PREDICTED_BRANCHES
94#define XCHAL_HAVE_PREDICTED_BRANCHES 0
95
b31185fe
BW
96
97#undef XCHAL_ICACHE_SIZE
03984308 98#define XCHAL_ICACHE_SIZE 8192
b31185fe
BW
99
100#undef XCHAL_DCACHE_SIZE
03984308 101#define XCHAL_DCACHE_SIZE 8192
b31185fe
BW
102
103#undef XCHAL_ICACHE_LINESIZE
03984308 104#define XCHAL_ICACHE_LINESIZE 16
b31185fe
BW
105
106#undef XCHAL_DCACHE_LINESIZE
03984308 107#define XCHAL_DCACHE_LINESIZE 16
b31185fe
BW
108
109#undef XCHAL_ICACHE_LINEWIDTH
03984308 110#define XCHAL_ICACHE_LINEWIDTH 4
b31185fe
BW
111
112#undef XCHAL_DCACHE_LINEWIDTH
03984308 113#define XCHAL_DCACHE_LINEWIDTH 4
b31185fe
BW
114
115#undef XCHAL_DCACHE_IS_WRITEBACK
03984308
BW
116#define XCHAL_DCACHE_IS_WRITEBACK 0
117
b31185fe
BW
118
119#undef XCHAL_HAVE_MMU
03984308 120#define XCHAL_HAVE_MMU 1
b31185fe
BW
121
122#undef XCHAL_MMU_MIN_PTE_PAGE_SIZE
03984308
BW
123#define XCHAL_MMU_MIN_PTE_PAGE_SIZE 12
124
b31185fe
BW
125
126#undef XCHAL_HAVE_DEBUG
e677f70c 127#define XCHAL_HAVE_DEBUG 1
b31185fe
BW
128
129#undef XCHAL_NUM_IBREAK
e677f70c 130#define XCHAL_NUM_IBREAK 2
b31185fe
BW
131
132#undef XCHAL_NUM_DBREAK
e677f70c 133#define XCHAL_NUM_DBREAK 2
b31185fe
BW
134
135#undef XCHAL_DEBUGLEVEL
e677f70c
BW
136#define XCHAL_DEBUGLEVEL 4
137
b31185fe 138
530f5331
BW
139#undef XCHAL_INST_FETCH_WIDTH
140#define XCHAL_INST_FETCH_WIDTH 4
e677f70c 141
03984308 142#endif /* !XTENSA_CONFIG_H */