]> git.ipfire.org Git - thirdparty/glibc.git/blame - sysdeps/i386/fpu/fsetexcptflg.c
Update copyright notices with scripts/update-copyrights.
[thirdparty/glibc.git] / sysdeps / i386 / fpu / fsetexcptflg.c
CommitLineData
63551311 1/* Set floating-point environment exception handling.
568035b7 2 Copyright (C) 1997-2013 Free Software Foundation, Inc.
63551311
UD
3 This file is part of the GNU C Library.
4 Contributed by Ulrich Drepper <drepper@cygnus.com>, 1997.
5
6 The GNU C Library is free software; you can redistribute it and/or
41bdb6e2
AJ
7 modify it under the terms of the GNU Lesser General Public
8 License as published by the Free Software Foundation; either
9 version 2.1 of the License, or (at your option) any later version.
63551311
UD
10
11 The GNU C Library is distributed in the hope that it will be useful,
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
41bdb6e2 14 Lesser General Public License for more details.
63551311 15
41bdb6e2 16 You should have received a copy of the GNU Lesser General Public
59ba27a6
PE
17 License along with the GNU C Library; if not, see
18 <http://www.gnu.org/licenses/>. */
63551311
UD
19
20#include <fenv.h>
21#include <math.h>
2fc08826 22#include <bp-sym.h>
11bf8ce1
UD
23#include <unistd.h>
24#include <ldsodefs.h>
25#include <dl-procinfo.h>
63551311 26
63ae7b63
UD
27int
28__fesetexceptflag (const fexcept_t *flagp, int excepts)
63551311
UD
29{
30 fenv_t temp;
31
32 /* Get the current environment. We have to do this since we cannot
33 separately set the status word. */
34 __asm__ ("fnstenv %0" : "=m" (*&temp));
35
33d1a2c5
UD
36 temp.__status_word &= ~(excepts & FE_ALL_EXCEPT);
37 temp.__status_word |= *flagp & excepts & FE_ALL_EXCEPT;
63551311
UD
38
39 /* Store the new status word (along with the rest of the environment.
40 Possibly new exceptions are set but they won't get executed unless
41 the next floating-point instruction. */
42 __asm__ ("fldenv %0" : : "m" (*&temp));
63ae7b63 43
11bf8ce1 44 /* If the CPU supports SSE, we set the MXCSR as well. */
afdca0f2 45 if ((GLRO(dl_hwcap) & HWCAP_I386_XMM) != 0)
11bf8ce1
UD
46 {
47 unsigned int xnew_exc;
48
49 /* Get the current MXCSR. */
50 __asm__ ("stmxcsr %0" : "=m" (*&xnew_exc));
51
52 /* Set the relevant bits. */
53 xnew_exc &= ~(excepts & FE_ALL_EXCEPT);
54 xnew_exc |= *flagp & excepts & FE_ALL_EXCEPT;
55
56 /* Put the new data in effect. */
57 __asm__ ("ldmxcsr %0" : : "m" (*&xnew_exc));
58 }
afdca0f2 59
63ae7b63
UD
60 /* Success. */
61 return 0;
63551311 62}
4eb8a862
RM
63
64#include <shlib-compat.h>
65#if SHLIB_COMPAT (libm, GLIBC_2_1, GLIBC_2_2)
63ae7b63 66strong_alias (__fesetexceptflag, __old_fesetexceptflag)
4eb8a862
RM
67compat_symbol (libm, BP_SYM (__old_fesetexceptflag), BP_SYM (fesetexceptflag), GLIBC_2_1);
68#endif
69
70versioned_symbol (libm, BP_SYM (__fesetexceptflag), BP_SYM (fesetexceptflag), GLIBC_2_2);