]> git.ipfire.org Git - thirdparty/glibc.git/blame - sysdeps/powerpc/powerpc32/fpu/s_rint.S
Update copyright dates with scripts/update-copyrights.
[thirdparty/glibc.git] / sysdeps / powerpc / powerpc32 / fpu / s_rint.S
CommitLineData
f9f70e68 1/* Round to int floating-point values. PowerPC32 version.
04277e02 2 Copyright (C) 2004-2019 Free Software Foundation, Inc.
f9f70e68
UD
3 This file is part of the GNU C Library.
4
5 The GNU C Library is free software; you can redistribute it and/or
6 modify it under the terms of the GNU Lesser General Public
7 License as published by the Free Software Foundation; either
8 version 2.1 of the License, or (at your option) any later version.
9
10 The GNU C Library is distributed in the hope that it will be useful,
11 but WITHOUT ANY WARRANTY; without even the implied warranty of
12 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13 Lesser General Public License for more details.
14
15 You should have received a copy of the GNU Lesser General Public
59ba27a6
PE
16 License along with the GNU C Library; if not, see
17 <http://www.gnu.org/licenses/>. */
f9f70e68
UD
18
19/* This has been coded in assembler because GCC makes such a mess of it
20 when it's coded in C. */
21
22#include <sysdep.h>
f964490f 23#include <math_ldbl_opt.h>
51ea3b20 24#include <libm-alias-double.h>
f9f70e68 25
b0e196a4
UD
26 .section .rodata.cst4,"aM",@progbits,4
27 .align 2
f9f70e68 28.LC0: /* 2**52 */
b0e196a4 29 .long 0x59800000
f9f70e68
UD
30
31 .section ".text"
32ENTRY (__rint)
33#ifdef SHARED
34 mflr r11
a7e91561 35 cfi_register(lr,r11)
91d2a845
WS
36 SETUP_GOT_ACCESS(r9,got_label)
37 addis r9,r9,.LC0-got_label@ha
38 lfs fp13,.LC0-got_label@l(r9)
a7e91561
UD
39 mtlr r11
40 cfi_same_value (lr)
f9f70e68
UD
41#else
42 lis r9,.LC0@ha
b0e196a4 43 lfs fp13,.LC0@l(r9)
f9f70e68
UD
44#endif
45 fabs fp0,fp1
46 fsub fp12,fp13,fp13 /* generate 0.0 */
47 fcmpu cr7,fp0,fp13 /* if (fabs(x) > TWO52) */
48 fcmpu cr6,fp1,fp12 /* if (x > 0.0) */
debf7618 49 bnl cr7,.L10
60c414c3 50 bng cr6,.L4
f9f70e68
UD
51 fadd fp1,fp1,fp13 /* x+= TWO52; */
52 fsub fp1,fp1,fp13 /* x-= TWO52; */
4d37c8aa
UD
53 fabs fp1,fp1 /* if (x == 0.0) */
54 blr /* x = 0.0; */
f9f70e68 55.L4:
60c414c3 56 bnllr cr6 /* if (x < 0.0) */
4d37c8aa
UD
57 fsub fp1,fp1,fp13 /* x-= TWO52; */
58 fadd fp1,fp1,fp13 /* x+= TWO52; */
59 fnabs fp1,fp1 /* if (x == 0.0) */
60 blr /* x = -0.0; */
debf7618
JM
61.L10:
62 /* Ensure sNaN input is converted to qNaN. */
63 fcmpu cr7,fp1,fp1
64 beqlr cr7
65 fadd fp1,fp1,fp1
66 blr
f9f70e68
UD
67 END (__rint)
68
51ea3b20 69libm_alias_double (__rint, rint)