]> git.ipfire.org Git - thirdparty/glibc.git/blame - sysdeps/powerpc/powerpc32/fpu/s_rintf.S
Update copyright dates with scripts/update-copyrights.
[thirdparty/glibc.git] / sysdeps / powerpc / powerpc32 / fpu / s_rintf.S
CommitLineData
f9f70e68 1/* Round float to int floating-point values. PowerPC32 version.
04277e02 2 Copyright (C) 2004-2019 Free Software Foundation, Inc.
f9f70e68
UD
3 This file is part of the GNU C Library.
4
5 The GNU C Library is free software; you can redistribute it and/or
6 modify it under the terms of the GNU Lesser General Public
7 License as published by the Free Software Foundation; either
8 version 2.1 of the License, or (at your option) any later version.
9
10 The GNU C Library is distributed in the hope that it will be useful,
11 but WITHOUT ANY WARRANTY; without even the implied warranty of
12 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
13 Lesser General Public License for more details.
14
15 You should have received a copy of the GNU Lesser General Public
59ba27a6
PE
16 License along with the GNU C Library; if not, see
17 <http://www.gnu.org/licenses/>. */
f9f70e68
UD
18
19#include <sysdep.h>
216933b2 20#include <libm-alias-float.h>
f9f70e68 21
4d37c8aa 22 .section .rodata.cst4,"aM",@progbits,4
99c7f870 23 .align 2
f9f70e68 24.LC0: /* 2**23 */
4d37c8aa 25 .long 0x4b000000
f9f70e68
UD
26
27 .section ".text"
28ENTRY (__rintf)
29#ifdef SHARED
30 mflr r11
a7e91561 31 cfi_register(lr,r11)
91d2a845
WS
32 SETUP_GOT_ACCESS(r9,got_label)
33 addis r9,r9,.LC0-got_label@ha
34 lfs fp13,.LC0-got_label@l(r9)
a7e91561
UD
35 mtlr r11
36 cfi_same_value (lr)
f9f70e68
UD
37#else
38 lis r9,.LC0@ha
4d37c8aa 39 lfs fp13,.LC0@l(r9)
f9f70e68
UD
40#endif
41 fabs fp0,fp1
42 fsubs fp12,fp13,fp13 /* generate 0.0 */
43 fcmpu cr7,fp0,fp13 /* if (fabs(x) > TWO23) */
44 fcmpu cr6,fp1,fp12 /* if (x > 0.0) */
debf7618 45 bnl cr7,.L10
60c414c3 46 bng cr6,.L4
f9f70e68
UD
47 fadds fp1,fp1,fp13 /* x+= TWO23; */
48 fsubs fp1,fp1,fp13 /* x-= TWO23; */
4d37c8aa
UD
49 fabs fp1,fp1 /* if (x == 0.0) */
50 blr /* x = 0.0; */
f9f70e68 51.L4:
60c414c3 52 bnllr cr6 /* if (x < 0.0) */
4d37c8aa
UD
53 fsubs fp1,fp1,fp13 /* x-= TWO23; */
54 fadds fp1,fp1,fp13 /* x+= TWO23; */
55 fnabs fp1,fp1 /* if (x == 0.0) */
56 blr /* x = -0.0; */
debf7618
JM
57.L10:
58 /* Ensure sNaN input is converted to qNaN. */
59 fcmpu cr7,fp1,fp1
60 beqlr cr7
61 fadds fp1,fp1,fp1
62 blr
f9f70e68
UD
63 END (__rintf)
64
216933b2 65libm_alias_float (__rint, rint)
f9f70e68 66