]> git.ipfire.org Git - thirdparty/kernel/stable-queue.git/blob - releases/4.19.51/arm-dts-imx6sll-specify-imx6sll_clk_ipg-as-ipg-clock.patch
Linux 4.19.51
[thirdparty/kernel/stable-queue.git] / releases / 4.19.51 / arm-dts-imx6sll-specify-imx6sll_clk_ipg-as-ipg-clock.patch
1 From 5ab422cbddfb3fdb9145be2f7fcf850157e59003 Mon Sep 17 00:00:00 2001
2 From: Andrey Smirnov <andrew.smirnov@gmail.com>
3 Date: Thu, 28 Mar 2019 23:49:20 -0700
4 Subject: ARM: dts: imx6sll: Specify IMX6SLL_CLK_IPG as "ipg" clock to SDMA
5
6 [ Upstream commit c5ed5daa65d5f665e666b76c3dbfa503066defde ]
7
8 Since 25aaa75df1e6 SDMA driver uses clock rates of "ipg" and "ahb"
9 clock to determine if it needs to configure the IP block as operating
10 at 1:1 or 1:2 clock ratio (ACR bit in SDMAARM_CONFIG). Specifying both
11 clocks as IMX6SLL_CLK_SDMA result in driver incorrectly thinking that
12 ratio is 1:1 which results in broken SDMA funtionality. Fix the code
13 to specify IMX6SLL_CLK_IPG as "ipg" clock for SDMA, to avoid detecting
14 incorrect clock ratio.
15
16 Signed-off-by: Andrey Smirnov <andrew.smirnov@gmail.com>
17 Cc: Angus Ainslie (Purism) <angus@akkea.ca>
18 Cc: Chris Healy <cphealy@gmail.com>
19 Cc: Lucas Stach <l.stach@pengutronix.de>
20 Cc: Fabio Estevam <fabio.estevam@nxp.com>
21 Cc: Shawn Guo <shawnguo@kernel.org>
22 Cc: linux-arm-kernel@lists.infradead.org
23 Cc: linux-kernel@vger.kernel.org
24 Signed-off-by: Shawn Guo <shawnguo@kernel.org>
25 Signed-off-by: Sasha Levin <sashal@kernel.org>
26 ---
27 arch/arm/boot/dts/imx6sll.dtsi | 2 +-
28 1 file changed, 1 insertion(+), 1 deletion(-)
29
30 diff --git a/arch/arm/boot/dts/imx6sll.dtsi b/arch/arm/boot/dts/imx6sll.dtsi
31 index 3e6ffaf5f104..7c7d5c47578e 100644
32 --- a/arch/arm/boot/dts/imx6sll.dtsi
33 +++ b/arch/arm/boot/dts/imx6sll.dtsi
34 @@ -591,7 +591,7 @@
35 compatible = "fsl,imx6sll-sdma", "fsl,imx35-sdma";
36 reg = <0x020ec000 0x4000>;
37 interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
38 - clocks = <&clks IMX6SLL_CLK_SDMA>,
39 + clocks = <&clks IMX6SLL_CLK_IPG>,
40 <&clks IMX6SLL_CLK_SDMA>;
41 clock-names = "ipg", "ahb";
42 #dma-cells = <3>;
43 --
44 2.20.1
45