]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/ChangeLog
projects / thirdparty / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
x86: add missing IgnoreSize
[thirdparty/binutils-gdb.git] / gas / ChangeLog
CommitLineData
a0497384
JB		 12020-03-06 Jan Beulich <jbeulich@suse.com>
2
3 * testsuite/gas/i386/adx.s, testsuite/gas/i386/cet.s,
4 testsuite/gas/i386/ept.s, testsuite/gas/i386/fsgs.s,
5 testsuite/gas/i386/invpcid.s, testsuite/gas/i386/movdir.s,
6 testsuite/gas/i386/ptwrite.s, testsuite/gas/i386/vmx.s,
7 * testsuite/gas/i386/code16.s: Add CR, DR, and TR access cases
8 as well as a BSWAP one.
9 * testsuite/gas/i386/rdpid.s: Add 16-bit case.
10 * testsuite/gas/i386/sse2-16bit.s: Cover more insns.
11 * testsuite/gas/i386/adx-intel.d, testsuite/gas/i386/adx.d,
12 testsuite/gas/i386/cet-intel.d, testsuite/gas/i386/cet.d,
13 testsuite/gas/i386/code16.d, testsuite/gas/i386/ept-intel.d,
14 testsuite/gas/i386/ept.d, testsuite/gas/i386/fsgs-intel.d,
15 testsuite/gas/i386/fsgs.d, testsuite/gas/i386/invpcid-intel.d,
16 testsuite/gas/i386/invpcid.d, testsuite/gas/i386/movdir-intel.d,
17 testsuite/gas/i386/movdir.d, testsuite/gas/i386/ptwrite-intel.d,
18 testsuite/gas/i386/ptwrite.d, testsuite/gas/i386/rdpid-intel.d,
19 testsuite/gas/i386/rdpid.d, testsuite/gas/i386/sse2-16bit.d,
20 testsuite/gas/i386/vmx.d: Adjust expectations.
21
b630c145
JB		 222020-03-06 Jan Beulich <jbeulich@suse.com>
23
24 * config/tc-i386.c (md_assemble): Also exclude tpause and umwait
25 from having their operands swapped.
26 * testsuite/gas/i386/waitpkg.s,
27 testsuite/gas/i386/x86-64-waitpkg.s: Add tpause and umwait
28 3-operand cases as well as testing of 16-bit code generation.
29 * testsuite/gas/i386/waitpkg.d,
30 testsuite/gas/i386/waitpkg-intel.d,
31 testsuite/gas/i386/x86-64-waitpkg.d,
32 testsuite/gas/i386/x86-64-waitpkg-intel.d: Adjust expectations.
33
de48783e
NC		 342020-03-04 Nelson Chu <nelson.chu@sifive.com>
35
dee35d02
NC		 36 * config/tc-riscv.c (percent_op_utype): Support the modifier
37 %got_pcrel_hi.
38 * doc/c-riscv.texi: Add documentation.
39 * testsuite/gas/riscv/no-relax-reloc.d: Add test case for the new
40 modifier %got_pcrel_hi.
41 * testsuite/gas/riscv/no-relax-reloc.s: Likewise.
42 * testsuite/gas/riscv/relax-reloc.d: Likewise.
43 * testsuite/gas/riscv/relax-reloc.s: Likewise.
44
de48783e
NC		 45 * doc/c-riscv.texi (relocation modifiers): Add documentation.
46 (RISC-V-Formats): Update the section name from "Instruction Formats"
47 to "RISC-V Instruction Formats".
48
749479c8
AO		 492020-03-04 Alexandre Oliva <oliva@adacore.com>
50
51 * config/tc-arm.c (md_apply_fix): Warn if a PC-relative load is
52 detected in a section which does not have at least 4 byte
53 alignment.
54 * testsuite/gas/arm/armv8-ar-it-bad.s: Add alignment directive.
55 * testsuite/gas/arm/ldr-t.s: Likewise.
56 * testsuite/gas/arm/sp-pc-usage-t.s: Likewise.
57 * testsuite/gas/arm/sp-pc-usage-t.d: Finish test at end of
58 disassembly, ignoring any NOPs that may have been inserted because
59 of section alignment.
60 * testsuite/gas/arm/ldr-t.d: Likewise.
61
a847e322
JB		 622020-03-04 Jan Beulich <jbeulich@suse.com>
63
64 * config/tc-i386.c (cpu_arch): Add .sev_es entry.
65 * doc/c-i386.texi: Mention sev_es.
66 * testsuite/gas/i386/arch-13.s: Add SEV-ES case.
67 * testsuite/gas/i386/arch-13.d: Extend -march=. Adjust
68 expectations.
69 * testsuite/gas/i386/arch-13-znver1.d,
70 testsuite/gas/i386/arch-13-znver2.d: Extend -march=.
71
3cd7f3e3
L		 722020-03-03 H.J. Lu <hongjiu.lu@intel.com>
73
74 * config/tc-i386.c (match_template): Replace ignoresize and
75 defaultsize with mnemonicsize.
76 (process_suffix): Likewise.
77
b8ba1385
SB		 782020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
79
80 PR 25627
81 * config/tc-z80.c (emit_ld_rr_m): Fix invalid compilation of
82 instruction LD IY,(HL).
83 * testsuite/gas/z80/ez80_adl_all.d: Update expected disassembly.
84 * testsuite/gas/z80/ez80_adl_all.s: Add tests of the instruction.
85 * testsuite/gas/z80/ez80_z80_all.d: Update expected disassembly.
86 * testsuite/gas/z80/ez80_z80_all.s: Add tests of the instruction.
87
10d97a0f
L		 882020-03-03 H.J. Lu <hongjiu.lu@intel.com>
89
90 PR gas/25622
91 * testsuite/gas/i386/i386.exp: Run x86-64-default-suffix and
92 x86-64-default-suffix-avx.
93 * testsuite/gas/i386/noreg64.s: Remove cvtsi2sd, cvtsi2ss,
94 vcvtsi2sd, vcvtsi2ss, vcvtusi2sd and vcvtusi2ss entries.
95 * testsuite/gas/i386/noreg64.d: Updated.
96 * testsuite/gas/i386/noreg64.l: Likewise.
97 * testsuite/gas/i386/x86-64-default-suffix-avx.d: New file.
98 * testsuite/gas/i386/x86-64-default-suffix.d: Likewise.
99 * testsuite/gas/i386/x86-64-default-suffix.s: Likewise.
100
8326546e
SB		 1012020-03-03 Sergey Belyashov <sergey.belyashov@gmail.com>
102
103 PR 25604
104 * config/tc-z80.c (contains_register): Prevent an illegal memory
105 access when checking an expression for a register name.
106
e3e896e6
AM		 1072020-03-03 Alan Modra <amodra@gmail.com>
108
109 * config/obj-coff.h: Remove vestiges of coff-m68k and pe-mips
110 support.
111
a4dd6c97
AM		 1122020-03-02 Alan Modra <amodra@gmail.com>
113
114 * config/tc-m32r.c (md_begin): Set SEC_SMALL_DATA on .scommon section.
115 * config/tc-mips.c (s_change_sec): Set SEC_SMALL_DATA for .sdata
116 and .sbss sections.
117 * config/tc-score.c: Delete !BFD_ASSEMBLER code throughout.
118 (s3_s_change_sec): Set SEC_SMALL_DATA for .sbss section.
119 (s3_s_score_lcomm): Likewise.
120 * config/tc-score7.c: Similarly.
121 * read.c (bss_alloc): Set SEC_SMALL_DATA for .sbss section.
122
dec7b24b
YS		 1232020-02-28 YunQiang Su <syq@debian.org>
124
125 PR gas/25539
126 * config/tc-mips.c (fix_loongson3_llsc): Compare label value
127 to handle multi-labels.
128 (has_label_name): New.
129
cceb53b8
MM		 1302020-02-26 Matthew Malcomson <matthew.malcomson@arm.com>
131
132 * config/tc-arm.c (enum pred_instruction_type): Remove
133 NEUTRAL_IT_NO_VPT_INSN predication type.
134 (cxn_handle_predication): Modify to require condition suffixes.
135 (handle_pred_state): Remove NEUTRAL_IT_NO_VPT_INSN cases.
136 * testsuite/gas/arm/cde-scalar.s: Update test.
137 * testsuite/gas/arm/cde-warnings.l: Update test.
138 * testsuite/gas/arm/cde-warnings.s: Update test.
139
da3ec71f
AM		 1402020-02-26 Alan Modra <amodra@gmail.com>
141
142 * config/tc-arm.c (reg_expected_msgs[REG_TYPE_RNB]): Don't use
143 N_() on empty string.
144
42135cad
AM		 1452020-02-26 Alan Modra <amodra@gmail.com>
146
147 * read.c (read_a_source_file): Call strncpy with length one
148 less than size of original_case_string.
149
dc1e8a47
AM		 1502020-02-26 Alan Modra <amodra@gmail.com>
151
152 * config/obj-elf.c: Indent labels correctly.
153 * config/obj-macho.c: Likewise.
154 * config/tc-aarch64.c: Likewise.
155 * config/tc-alpha.c: Likewise.
156 * config/tc-arm.c: Likewise.
157 * config/tc-cr16.c: Likewise.
158 * config/tc-crx.c: Likewise.
159 * config/tc-frv.c: Likewise.
160 * config/tc-i386-intel.c: Likewise.
161 * config/tc-i386.c: Likewise.
162 * config/tc-ia64.c: Likewise.
163 * config/tc-mn10200.c: Likewise.
164 * config/tc-mn10300.c: Likewise.
165 * config/tc-nds32.c: Likewise.
166 * config/tc-riscv.c: Likewise.
167 * config/tc-s12z.c: Likewise.
168 * config/tc-xtensa.c: Likewise.
169 * config/tc-z80.c: Likewise.
170 * read.c: Likewise.
171 * symbols.c: Likewise.
172 * write.c: Likewise.
173
bd0cf5a6
NC		 1742020-02-20 Nelson Chu <nelson.chu@sifive.com>
175
54b2aec1
NC		 176 * config/tc-riscv.c (riscv_ip): New boolean insn_with_csr to indicate
177 we are assembling instruction with CSR. Call riscv_csr_read_only_check
178 after parsing all arguments.
179 (enum csr_insn_type): New enum is used to classify the CSR instruction.
180 (riscv_csr_insn_type, riscv_csr_read_only_check): New functions. These
181 are used to check if we write a read-only CSR by the CSR instruction.
182 * testsuite/gas/riscv/priv-reg-fail-read-only-01.s: New testcase. Test
183 all CSR for the read-only CSR checking.
184 * testsuite/gas/riscv/priv-reg-fail-read-only-01.d: Likewise.
185 * testsuite/gas/riscv/priv-reg-fail-read-only-01.l: Likewise.
186 * testsuite/gas/riscv/priv-reg-fail-read-only-02.s: New testcase. Test
187 all CSR instructions for the read-only CSR checking.
188 * testsuite/gas/riscv/priv-reg-fail-read-only-02.d: Likewise.
189 * testsuite/gas/riscv/priv-reg-fail-read-only-02.l: Likewise.
190
2ca89224
NC		 191 * config/tc-riscv.c (struct riscv_set_options): New field csr_check.
192 (riscv_opts): Initialize it.
193 (reg_lookup_internal): Check the `riscv_opts.csr_check`
194 before doing the CSR checking.
195 (enum options): Add OPTION_CSR_CHECK and OPTION_NO_CSR_CHECK.
196 (md_longopts): Add mcsr-check and mno-csr-check.
197 (md_parse_option): Handle new enum option values.
198 (s_riscv_option): Handle new long options.
199 * doc/c-riscv.texi: Add description for the new .option and assembler
200 options.
201 * testsuite/gas/riscv/priv-reg-fail-fext.d: Add `-mcsr-check` to enable
202 the CSR checking.
203 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: Likewise.
204
bd0cf5a6
NC		 205 * config/tc-riscv.c (csr_extra_hash): New.
206 (enum riscv_csr_class): New enum. Used to decide
207 whether or not this CSR is legal in the current ISA string.
208 (struct riscv_csr_extra): New structure to hold all extra information
209 of CSR.
210 (riscv_init_csr_hashes): New. According to the DECLARE_CSR and
211 DECLARE_CSR_ALIAS, insert CSR extra information into csr_extra_hash.
212 Call hash_reg_name to insert CSR address into reg_names_hash.
213 (reg_csr_lookup_internal, riscv_csr_class_check): New functions.
214 Decide whether the CSR is valid according to the csr_extra_hash.
215 (reg_lookup_internal): Call reg_csr_lookup_internal for CSRs.
216 (init_opcode_hash): Update 'if (hash_error != NULL)' as hash_error is
217 not a boolean. This is same as riscv_init_csr_hash, so keep the
218 consistent usage.
219 (md_begin): Call riscv_init_csr_hashes for each DECLARE_CSR.
220 * testsuite/gas/riscv/csr-dw-regnums.d: Add -march=rv32if option.
221 * testsuite/gas/riscv/priv-reg.d: Add f-ext by -march option.
222 * testsuite/gas/riscv/priv-reg-fail-fext.d: New testcase. The source
223 file is `priv-reg.s`, and the ISA is rv32i without f-ext, so the
224 f-ext CSR are not allowed.
225 * testsuite/gas/riscv/priv-reg-fail-fext.l: Likewise.
226 * testsuite/gas/riscv/priv-reg-fail-rv32-only.d: New testcase. The
227 source file is `priv-reg.s`, and the ISA is rv64if, so the
228 rv32-only CSR are not allowed.
229 * testsuite/gas/riscv/priv-reg-fail-rv32-only.l: Likewise.
230
10a95fcc
AM		 2312020-02-21 Alan Modra <amodra@gmail.com>
232
233 * config/tc-pdp11.c (md_apply_fix): Handle BFD_RELOC_32.
234 (tc_gen_reloc): Only give a BAD_CASE assertion on pcrel relocs.
235
dda2980f
AM		 2362020-02-21 Alan Modra <amodra@gmail.com>
237
238 PR 25569
239 * config/obj-aout.c (obj_aout_frob_file_before_fix): Don't loop
240 on section size adjustment, instead perform another write if
241 exec header size is larger than section size.
242
bd3380bc
NC		 2432020-02-19 Nelson Chu <nelson.chu@sifive.com>
244
245 * doc/c-riscv.texi: Add the doc entries for -march-attr/
246 -mno-arch-attr command line options.
247
fa164239
JW		 2482020-02-19 Nelson Chu <nelson.chu@sifive.com>
249
250 * testsuite/gas/riscv/c-add-addi.d: New testcase.
251 * testsuite/gas/riscv/c-add-addi.s: Likewise.
252
fcaaac0a
SB		 2532020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
254
255 PR 25576
256 * config/tc-z80.c (md_parse_option): Do not use an underscore
257 prefix for local labels in SDCC compatability mode.
258 (z80_start_line_hook): Remove SDCC dollar label support.
259 * testsuite/gas/z80/sdcc.d: Update expected disassembly.
260 * testsuite/gas/z80/sdcc.s: Likewise.
261
2622020-02-19 Sergey Belyashov <sergey.belyashov@gmail.com>
263
264 PR 25517
265 * config/tc-z80.c: Add -march option.
266 * doc/as.texi: Update Z80 documentation.
267 * doc/c-z80.texi: Likewise.
268 * testsuite/gas/z80/ez80_adl_all.d: Update command line.
269 * testsuite/gas/z80/ez80_adl_suf.d: Likewise.
270 * testsuite/gas/z80/ez80_pref_dis.d: Likewise.
271 * testsuite/gas/z80/ez80_z80_all.d: Likewise.
272 * testsuite/gas/z80/ez80_z80_suf.d: Likewise.
273 * testsuite/gas/z80/gbz80_all.d: Likewise.
274 * testsuite/gas/z80/r800_extra.d: Likewise.
275 * testsuite/gas/z80/r800_ii8.d: Likewise.
276 * testsuite/gas/z80/r800_z80_doc.d: Likewise.
277 * testsuite/gas/z80/sdcc.d: Likewise.
278 * testsuite/gas/z80/z180.d: Likewise.
279 * testsuite/gas/z80/z180_z80_doc.d: Likewise.
280 * testsuite/gas/z80/z80_doc.d: Likewise.
281 * testsuite/gas/z80/z80_ii8.d: Likewise.
282 * testsuite/gas/z80/z80_in_f_c.d: Likewise.
283 * testsuite/gas/z80/z80_op_ii_ld.d: Likewise.
284 * testsuite/gas/z80/z80_out_c_0.d: Likewise.
285 * testsuite/gas/z80/z80_sli.d: Likewise.
286 * testsuite/gas/z80/z80n_all.d: Likewise.
287 * testsuite/gas/z80/z80n_reloc.d: Likewise.
288
a7e12755
L		 2892020-02-19 H.J. Lu <hongjiu.lu@intel.com>
290
291 * config/tc-i386.c (output_insn): Mark cvtpi2ps and cvtpi2pd
292 with GNU_PROPERTY_X86_FEATURE_2_MMX.
293 * testsuite/gas/i386/i386.exp: Run property-3 and
294 x86-64-property-3.
295 * testsuite/gas/i386/property-3.d: New file.
296 * testsuite/gas/i386/property-3.s: Likewise.
297 * testsuite/gas/i386/x86-64-property-3.d: Likewise.
298
272a84b1
L		 2992020-02-17 H.J. Lu <hongjiu.lu@intel.com>
300
301 * config/tc-i386.c (cpu_arch): Add .popcnt.
302 * doc/c-i386.texi: Remove abm and .abm. Add popcnt and .popcnt.
303 Add a tab before @samp{.sse4a}.
304
c8f8eebc
JB		 3052020-02-17 Jan Beulich <jbeulich@suse.com>
306
307 * config/tc-i386.c (process_suffix): Don't try to guess a suffix
308 for AddrPrefixOpReg templates. Combine the two pieces of
309 addrprefixopreg handling. Reject 16-bit address reg in 64-bit
310 mode.
311
eedb0f2c
JB		 3122020-02-17 Jan Beulich <jbeulich@suse.com>
313
314 PR gas/14439
315 * config/tc-i386.c (md_assemble): Also suppress operand
316 swapping for MONITOR{,X} and MWAIT{,X}.
317 * testsuite/gas/i386/sse3.s, testsuite/gas/i386/x86-64-sse3.s:
318 Add Intel syntax monitor/mwait tests.
319 * testsuite/gas/i386/sse3.d, testsuite/gas/i386/x86-64-sse3.d:
320 Adjust expectations.
321 *testsuite/gas/i386/sse3-intel.d,
322 testsuite/gas/i386/x86-64-sse3-intel.d: New.
323 * testsuite/gas/i386/i386.exp: Run new tests.
324
b9915cbc
JB		 3252020-02-17 Jan Beulich <jbeulich@suse.com>
326
327 PR gas/6518
328 * config/tc-i386.c (process_suffix): Re-work Intel-syntax
329 [XYZ]MMWord memory operand ambiguity recognition logic (largely
330 re-indentation).
331 * testsuite/gas/i386/avx512dq-inval.s: Add vcvtqq2ps/vcvtuqq2ps
332 cases.
333 * testsuite/gas/i386/inval-avx512f.s: Also test vcvtneps2bf16.
334 * testsuite/gas/i386/avx512dq-inval.l,
335 testsuite/gas/i386/inval-avx.l,
336 testsuite/gas/i386/inval-avx512f.l: Adjust expectations.
337 * testsuite/gas/i386/avx512vl-ambig.s,
338 testsuite/gas/i386/avx512vl-ambig.l: New.
339 * testsuite/gas/i386/i386.exp: Run new test.
340
af5c13b0
L		 3412020-02-16 H.J. Lu <hongjiu.lu@intel.com>
342
343 * config/tc-i386.c (cpu_arch): Add .sse4a and nosse4a. Restore
344 nosse4.
345 * doc/c-i386.texi: Document sse4a and nosse4a.
346
07d98387
L		 3472020-02-14 H.J. Lu <hongjiu.lu@intel.com>
348
349 * doc/c-i386.texi: Remove the old movsx and movzx documentation
350 for AT&T syntax.
351
65fca059
JB		 3522020-02-14 Jan Beulich <jbeulich@suse.com>
353
354 PR gas/25438
355 * config/tc-i386.c (md_assemble): Move movsx/movzx special
356 casing ...
357 (process_suffix): ... here. Consider just the first operand
358 initially.
359 (check_long_reg): Drop opcode 0x63 special case again.
360 * testsuite/gas/i386/i386.s, testsuite/gas/i386/iamcu-1.s,
361 testsuite/gas/i386/ilp32/x86-64.s, testsuite/gas/i386/x86_64.s:
362 Move ambiguous operand size tests ...
363 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
364 testsuite/gas/i386/noreg64.s: ... here.
365 * testsuite/gas/i386/i386.d, testsuite/gas/i386/i386-intel.d
366 testsuite/gas/i386/iamcu-1.d, testsuite/gas/i386/ilp32/x86-64.d,
367 testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
368 testsuite/gas/i386/movx16.l, testsuite/gas/i386/movx32.l,
369 testsuite/gas/i386/movx64.l, testsuite/gas/i386/noreg16.d,
370 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
371 testsuite/gas/i386/x86-64-movsxd.d,
372 testsuite/gas/i386/x86-64-movsxd-intel.d,
373 testsuite/gas/i386/x86_64.d, testsuite/gas/i386/x86_64-intel.d:
374 Adjust expectations.
375 * testsuite/gas/i386/movx16.s, testsuite/gas/i386/movx16.l,
376 testsuite/gas/i386/movx32.s, testsuite/gas/i386/movx32.l,
377 testsuite/gas/i386/movx64.s, testsuite/gas/i386/movx64.l: New.
378 * testsuite/gas/i386/i386.exp: Run new tests.
379
b6773884
JB		 3802020-02-14 Jan Beulich <jbeulich@suse.com>
381
382 * config/tc-i386.c (process_operands): Also skip segment
383 override prefix emission if it matches an already present one.
384 * testsuite/gas/i386/prefix32.s: Add double segment override
385 cases.
386 * testsuite/gas/i386/prefix32.l: Adjust expectations.
387
92334ad2
JB		 3882020-02-14 Jan Beulich <jbeulich@suse.com>
389
390 * config/tc-i386.c (process_operands): Drop ineffectual segment
391 overrides when optimizing.
392 * testsuite/gas/i386/lea-optimize.d: New.
393 * testsuite/gas/i386/i386.exp: Run new test.
394
3952020-02-14 Jan Beulich <jbeulich@suse.com>
514a8bb0
JB		 396
397 * config/tc-i386.c (process_operands): Also check insn prefix
398 for ineffectual segment override warning. Don't cover possible
399 VEX/EVEX encoded insns there.
400 * testsuite/gas/i386/lea.s, testsuite/gas/i386/lea.d,
401 testsuite/gas/i386/lea.e: New.
402 * testsuite/gas/i386/i386.exp: Run new test.
403
0e6724de
L		 4042020-02-14 H.J. Lu <hongjiu.lu@intel.com>
405
406 PR gas/25438
407 * doc/c-i386.texi: Document movsx, movsxd and movzx for AT&T
408 syntax.
409
292676c1
L		 4102020-02-13 Fangrui Song <maskray@google.com>
411 H.J. Lu <hongjiu.lu@intel.com>
412
413 PR gas/25551
414 * config/tc-i386.c (tc_i386_fix_adjustable): Don't check
415 BFD_RELOC_386_PLT32 nor BFD_RELOC_X86_64_PLT32.
416 * testsuite/gas/i386/i386.exp: Run relax-5 and x86-64-relax-4.
417 * testsuite/gas/i386/relax-5.d: New file.
418 * testsuite/gas/i386/relax-5.s: Likewise.
419 * testsuite/gas/i386/x86-64-relax-4.d: Likewise.
420 * testsuite/gas/i386/x86-64-relax-4.s: Likewise.
421
7deea9aa
JB		 4222020-02-13 Jan Beulich <jbeulich@suse.com>
423
424 * config/tc-i386.c (cpu_noarch): Use CPU_ANY_SSE4_FLAGS in
425 "nosse4" entry.
426
6c0946d0
JB		 4272020-02-12 Jan Beulich <jbeulich@suse.com>
428
429 * config/tc-i386.c (avx512): New (at file scope), moved from
430 (check_VecOperands): ... here.
431 (process_suffix): Add [XYZ]MMword operand size handling.
432 * testsuite/gas/i386/avx512dq-inval.s: Add VFPCLASS tests.
433 * testsuite/gas/i386/noavx512-2.s: Add Intel syntax VFPCLASS
434 tests.
435 * testsuite/gas/i386/avx512dq-inval.l,
436 testsuite/gas/i386/noavx512-2.l: Adjust expectations.
437
5990e377
JB		 4382020-02-12 Jan Beulich <jbeulich@suse.com>
439
440 PR gas/24546
441 * config/tc-i386.c (match_template): Apply AMD64 check to 64-bit
442 code only.
443 * config/tc-i386-intel.c (i386_intel_operand): Also handle
444 CALL/JMP in O_tbyte_ptr case.
445 * doc/c-i386.texi: Mention far call and full pointer load ISA
446 differences.
447 * testsuite/gas/i386/x86-64-branch-3.s,
448 testsuite/gas/i386/x86-64-intel64.s: Add 64-bit far call cases.
449 * testsuite/gas/i386/x86-64-branch-3.d,
450 testsuite/gas/i386/x86-64-intel64.d: Adjust expectations.
451 * testsuite/gas/i386/x86-64-branch-5.l,
452 testsuite/gas/i386/x86-64-branch-5.s: New.
453 * testsuite/gas/i386/i386.exp: Run new test.
454
9706160a
JB		 4552020-02-12 Jan Beulich <jbeulich@suse.com>
456
457 PR gas/25438
458 * config/tc-i386.c (REGISTER_WARNINGS): Delete.
459 (check_byte_reg): Skip only source operand of CRC32. Drop Non-
460 64-bit-only warning.
461 (check_word_reg): Consistently error on mismatching register
462 size and suffix.
463 * testsuite/gas/i386/general.s: Replace dword GPR with word one
464 for movw. Replace suffix / GPR for orb.
465 * testsuite/gas/i386/inval.s: Add tests for movw with dword and
466 byte GPRs as well as ones for inb/outb with a word accumulator.
467 * testsuite/gas/i386/general.l, testsuite/gas/i386/intelbad.l,
468 testsuite/gas/i386/inval.l: Adjust expectations.
469
5de4d9ef
JB		 4702020-02-12 Jan Beulich <jbeulich@suse.com>
471
472 * config/tc-i386.c (operand_type_register_match): Also fall
473 through initial two if()-s when the template allows for a GPR
474 operand. Adjust comment.
475
50128d0c
JB		 4762020-02-11 Jan Beulich <jbeulich@suse.com>
477
478 (struct _i386_insn): New field "short_form".
479 (optimize_encoding): Drop setting of shortform field.
480 (process_suffix): Set i.short_form. Replace shortform use.
481 (process_operands): Replace shortform use.
482
1ed818b4
MM		 4832020-02-11 Matthew Malcomson <matthew.malcomson@arm.com>
484
485 * config/tc-arm.c (vcx_handle_register_arguments): Remove `for`
486 loop initial declaration.
487
5aae9ae9
MM		 4882020-02-10 Matthew Malcomson <matthew.malcomson@arm.com>
489
490 * config/tc-arm.c (NEON_MAX_TYPE_ELS): Increment to account for
491 instructions that can have 5 arguments.
492 (enum operand_parse_code): Add new operands.
493 (parse_operands): Account for new operands.
494 (S5): New macro.
495 (enum neon_shape_el): Introduce P suffixes for coprocessor.
496 (neon_select_shape): Account for P suffix.
497 (LOW1): Move macro to global position.
498 (HI4): Move macro to global position.
499 (vcx_assign_vec_d): New.
500 (vcx_assign_vec_m): New.
501 (vcx_assign_vec_n): New.
502 (enum vcx_reg_type): New.
503 (vcx_get_reg_type): New.
504 (vcx_size_pos): New.
505 (vcx_vec_pos): New.
506 (vcx_handle_shape): New.
507 (vcx_ensure_register_in_range): New.
508 (vcx_handle_register_arguments): New.
509 (vcx_handle_insn_block): New.
510 (vcx_handle_common_checks): New.
511 (do_vcx1): New.
512 (do_vcx2): New.
513 (do_vcx3): New.
514 * testsuite/gas/arm/cde-missing-fp.d: New test.
515 * testsuite/gas/arm/cde-missing-fp.l: New test.
516 * testsuite/gas/arm/cde-missing-mve.d: New test.
517 * testsuite/gas/arm/cde-missing-mve.l: New test.
518 * testsuite/gas/arm/cde-mve-or-neon.d: New test.
519 * testsuite/gas/arm/cde-mve-or-neon.s: New test.
520 * testsuite/gas/arm/cde-mve.s: New test.
521 * testsuite/gas/arm/cde-warnings.l:
522 * testsuite/gas/arm/cde-warnings.s:
523 * testsuite/gas/arm/cde.d:
524 * testsuite/gas/arm/cde.s:
525
4934a27c
MM		 5262020-02-10 Stam Markianos-Wright <stam.markianos-wright@arm.com>
527 Matthew Malcomson <matthew.malcomson@arm.com>
528
529 * config/tc-arm.c (arm_ext_cde*): New feature sets for each
530 CDE coprocessor that can be enabled.
531 (enum pred_instruction_type): New pred type.
532 (BAD_NO_VPT): New error message.
533 (BAD_CDE): New error message.
534 (BAD_CDE_COPROC): New error message.
535 (enum operand_parse_code): Add new immediate operands.
536 (parse_operands): Account for new immediate operands.
537 (check_cde_operand): New.
538 (cde_coproc_enabled): New.
539 (cde_coproc_pos): New.
540 (cde_handle_coproc): New.
541 (cxn_handle_predication): New.
542 (do_custom_instruction_1): New.
543 (do_custom_instruction_2): New.
544 (do_custom_instruction_3): New.
545 (do_cx1): New.
546 (do_cx1a): New.
547 (do_cx1d): New.
548 (do_cx1da): New.
549 (do_cx2): New.
550 (do_cx2a): New.
551 (do_cx2d): New.
552 (do_cx2da): New.
553 (do_cx3): New.
554 (do_cx3a): New.
555 (do_cx3d): New.
556 (do_cx3da): New.
557 (handle_pred_state): Define new IT block behaviour.
558 (insns): Add newn CX*{,d}{,a} instructions.
559 (CDE_EXTENSIONS,armv8m_main_ext_table,armv8_1m_main_ext_table):
560 Define new cdecp extension strings.
561 * doc/c-arm.texi: Document new cdecp extension arguments.
562 * testsuite/gas/arm/cde-scalar.d: New test.
563 * testsuite/gas/arm/cde-scalar.s: New test.
564 * testsuite/gas/arm/cde-warnings.d: New test.
565 * testsuite/gas/arm/cde-warnings.l: New test.
566 * testsuite/gas/arm/cde-warnings.s: New test.
567 * testsuite/gas/arm/cde.d: New test.
568 * testsuite/gas/arm/cde.s: New test.
569
4b5aaf5f
L		 5702020-02-10 H.J. Lu <hongjiu.lu@intel.com>
571
572 PR gas/25516
573 * config/tc-i386.c (intel64): Renamed to ...
574 (isa64): This.
575 (match_template): Accept Intel64 only instruction by default.
576 (i386_displacement): Updated.
577 (md_parse_option): Updated.
578 * c-i386.texi: Update -mamd64/-mintel64 documentation.
579 * testsuite/gas/i386/i386.exp: Run x86-64-sysenter. Pass
580 -mamd64 to x86-64-sysenter-amd.
581 * testsuite/gas/i386/x86-64-sysenter.d: New file.
582
33176d91
AM		 5832020-02-10 Alan Modra <amodra@gmail.com>
584
585 * config/obj-elf.c (obj_elf_change_section): Error for section
586 type, attr or entsize changes in assembly.
587 * testsuite/gas/elf/elf.exp: Pass -Z to gas for section5 test.
588 * testsuite/gas/elf/section5.l: Update.
589
82194874
AM		 5902020-02-10 Alan Modra <amodra@gmail.com>
591
592 * output-file.c (output_file_close): Do a normal close when
593 flag_always_generate_output.
594 * write.c (write_object_file): Don't stop output when
595 flag_always_generate_output.
596
9fc0b501
SB		 5972020-02-07 Sergey Belyashov <sergey.belyashov@gmail.com>
598
599 PR 25469
600 * config/tc-z80.c: Add -gbz80 command line option to generate code
601 for the GameBoy Z80. Add support for generating DWARF.
602 * config/tc-z80.h: Add support for DWARF debug information
603 generation.
604 * doc/c-z80.texi: Document new command line option.
605 * testsuite/gas/z80/gbz80_all.d: New file.
606 * testsuite/gas/z80/gbz80_all.s: New file.
607 * testsuite/gas/z80/z80.exp: Run the new tests.
608 * testsuite/gas/z80/z80n_all.d: New file.
609 * testsuite/gas/z80/z80n_all.s: New file.
610 * testsuite/gas/z80/z80n_reloc.d: New file.
611
b7d07216
L		 6122020-02-06 H.J. Lu <hongjiu.lu@intel.com>
613
614 PR gas/25381
615 * config/obj-elf.c (get_section): Also check
616 linked_to_symbol_name.
617 (obj_elf_change_section): Also set map_head.linked_to_symbol_name.
618 (obj_elf_parse_section_letters): Handle the 'o' flag.
619 (build_group_lists): Renamed to ...
620 (build_additional_section_info): This. Set elf_linked_to_section
621 from map_head.linked_to_symbol_name.
622 (elf_adjust_symtab): Updated.
623 * config/obj-elf.h (elf_section_match): Add linked_to_symbol_name.
624 * doc/as.texi: Document the 'o' flag.
625 * testsuite/gas/elf/elf.exp: Run PR gas/25381 tests.
626 * testsuite/gas/elf/section18.d: New file.
627 * testsuite/gas/elf/section18.s: Likewise.
628 * testsuite/gas/elf/section19.d: Likewise.
629 * testsuite/gas/elf/section19.s: Likewise.
630 * testsuite/gas/elf/section20.d: Likewise.
631 * testsuite/gas/elf/section20.s: Likewise.
632 * testsuite/gas/elf/section21.d: Likewise.
633 * testsuite/gas/elf/section21.l: Likewise.
634 * testsuite/gas/elf/section21.s: Likewise.
635
5eb617a7
L		 6362020-02-06 H.J. Lu <hongjiu.lu@intel.com>
637
638 * NEWS: Mention x86 assembler options to align branches for
639 binutils 2.34.
640
986ac314
L		 6412020-02-06 H.J. Lu <hongjiu.lu@intel.com>
642
643 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique
644 only for ELF targets.
645 * testsuite/gas/i386/unique.d: Don't xfail.
646 * testsuite/gas/i386/x86-64-unique.d: Likewise.
647
19234a6d
AM		 6482020-02-06 Alan Modra <amodra@gmail.com>
649
650 * testsuite/gas/i386/unique.d: xfail for non-elf targets.
651 * testsuite/gas/i386/x86-64-unique.d: Likewise.
652
02e0be69
AM		 6532020-02-06 Alan Modra <amodra@gmail.com>
654
655 * testsuite/gas/elf/section12a.d: Use supports_gnu_osabi in
656 xfail, and rename test.
657 * testsuite/gas/elf/section12b.d: Likewise.
658 * testsuite/gas/elf/section16a.d: Likewise.
659 * testsuite/gas/elf/section16b.d: Likewise.
660
a8c4d40b
L		 6612020-02-02 H.J. Lu <hongjiu.lu@intel.com>
662
663 PR gas/25380
664 * config/obj-elf.c (section_match): Removed.
665 (get_section): Also match SEC_ASSEMBLER_SECTION_ID and
666 section_id.
667 (obj_elf_change_section): Replace info and group_name arguments
668 with match_p. Also update the section ID and flags from match_p.
669 (obj_elf_section): Handle "unique,N". Update call to
670 obj_elf_change_section.
671 * config/obj-elf.h (elf_section_match): New.
672 (obj_elf_change_section): Updated.
673 * config/tc-arm.c (start_unwind_section): Update call to
674 obj_elf_change_section.
675 * config/tc-ia64.c (obj_elf_vms_common): Likewise.
676 * config/tc-microblaze.c (microblaze_s_data): Likewise.
677 (microblaze_s_sdata): Likewise.
678 (microblaze_s_rdata): Likewise.
679 (microblaze_s_bss): Likewise.
680 * config/tc-mips.c (s_change_section): Likewise.
681 * config/tc-msp430.c (msp430_profiler): Likewise.
682 * config/tc-rx.c (parse_rx_section): Likewise.
683 * config/tc-tic6x.c (tic6x_start_unwind_section): Likewise.
684 * doc/as.texi: Document "unique,N" in .section directive.
685 * testsuite/gas/elf/elf.exp: Run "unique,N" tests.
686 * testsuite/gas/elf/section15.d: New file.
687 * testsuite/gas/elf/section15.s: Likewise.
688 * testsuite/gas/elf/section16.s: Likewise.
689 * testsuite/gas/elf/section16a.d: Likewise.
690 * testsuite/gas/elf/section16b.d: Likewise.
691 * testsuite/gas/elf/section17.d: Likewise.
692 * testsuite/gas/elf/section17.l: Likewise.
693 * testsuite/gas/elf/section17.s: Likewise.
694 * testsuite/gas/i386/unique.d: Likewise.
695 * testsuite/gas/i386/unique.s: Likewise.
696 * testsuite/gas/i386/x86-64-unique.d: Likewise.
697 * testsuite/gas/i386/i386.exp: Run unique and x86-64-unique.
698
575d37ae
L		 6992020-02-02 H.J. Lu <hongjiu.lu@intel.com>
700
701 * testsuite/gas/elf/section13.s: Replace @nobits with %nobits.
702
2384096c
G		 7032020-02-01 Anthony Green <green@moxielogic.com>
704
705 * config/tc-moxie.c (md_begin): Don't force big-endian mode.
706
95441c43
SL		 7072020-01-31 Sandra Loosemore <sandra@codesourcery.com>
708
709 * config/tc-nios2.c (nios2_cons): Handle %gotoff as well as
710 %tls_ldo.
711
d465d695
AV		 7122020-01-31 Andre Vieira <andre.simoesdiasvieira@arm.com>
713
714 PR gas/25472
715 * config/tc-arm.c (armv8m_main_ext_table): Refactored +dsp adding.
716 (armv8_1m_main_ext_table): Refactored +dsp adding and enabled dsp for
717 +mve.
718 * testsuite/gas/arm/mve_dsp.d: New test.
719
d26cc8a9
NC		 7202020-01-31 Nick Clifton <nickc@redhat.com>
721
722 * config/tc-s390.c (s390_elf_suffix): Return ELF_SUFFIX_NONE
723 rather than BFD_RELOC_NONE.
724
90e9955a
SP		 7252020-01-31 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
726
727 * config/tc-arm.c (fldmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2"
728 to support VLDMIA instruction for MVE.
729 (fldmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VLDMDB
730 instruction for MVE.
731 (fstmias): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMIA
732 instruction for MVE.
733 (fstmdbs): Moved inside "THUMB_VARIANT & arm_ext_v6t2" to support VSTMDB
734 instruction for MVE.
735 * testsuite/gas/arm/mve-ldst.d: New test.
736 * testsuite/gas/arm/mve-ldst.s: Likewise.
737
53943f32
NC		 7382020-01-31 Nick Clifton <nickc@redhat.com>
739
740 * po/fr.po: Updated French translation.
741 * po/ru.po: Updated Russian translation.
742
c3036ed0
RS		 7432020-01-31 Richard Sandiford <richard.sandiford@arm.com>
744
745 * testsuite/gas/aarch64/sve-bfloat-movprfx.s: Use .h rather than
746 .s for the movprfx.
747 * testsuite/gas/aarch64/sve-bfloat-movprfx.d: Update accordingly.
748 * testsuite/gas/aarch64/sve-movprfx_28.d,
749 * testsuite/gas/aarch64/sve-movprfx_28.l,
750 * testsuite/gas/aarch64/sve-movprfx_28.s: New test.
751
2ae4c703
JB		 7522020-01-30 Jan Beulich <jbeulich@suse.com>
753
754 * config/tc-i386.c (output_disp): Tighten base_opcode check.
755 * testsuite/gas/i386/got.s: Add LSL, MOVLPS, and BNDCN cases.
756 * testsuite/gas/i386/got-no-relax.d, testsuite/gas/i386/got.d:
757 Adjust expectations.
758
bd434cc4
JM		 7592020-01-30 Jose E. Marchesi <jose.marchesi@oracle.com>
760
761 * testsuite/gas/bpf/alu.d: Update expected opcode for `neg'.
762 * testsuite/gas/bpf/alu-be.d: Likewise.
763 * testsuite/gas/bpf/alu32.d: Likewise for `neg32'.
764 * testsuite/gas/bpf/alu32-be.d: Likewise.
765
aeab2b26
JB		 7662020-01-30 Jan Beulich <jbeulich@suse.com>
767
768 * testsuite/gas/i386/x86-64-branch-2.s,
769 testsuite/gas/i386/x86-64-branch-4.s,
770 testsuite/gas/i386/x86-64-branch.s: Add RETW cases.
771 * testsuite/gas/i386/ilp32/x86-64-branch.d,
772 testsuite/gas/i386/x86-64-branch-2.d,
773 testsuite/gas/i386/x86-64-branch-4.l,
774 testsuite/gas/i386/x86-64-branch.d: Adjust expectations.
775
873494c8
JB		 7762020-01-30 Jan Beulich <jbeulich@suse.com>
777
778 * config/tc-i386.c (process_suffix): .
779 testsuite/gas/i386/noreg64.s: Add IRET and LRET cases.
780 testsuite/gas/i386/x86-64-opcode.s: Add suffix to IRET and LRET.
781 Add LRETQ case.
782 testsuite/gas/i386/x86-64-suffix.s: Drop IRET case without
783 suffix.
784 testsuite/gas/i386/x86_64.s: Add RETF cases.
785 * testsuite/gas/i386/k1om.d, testsuite/gas/i386/l1om.d,
786 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l,
787 testsuite/gas/i386/x86-64-opcode.d,
788 testsuite/gas/i386/x86-64-suffix-intel.d,
789 testsuite/gas/i386/x86-64-suffix.d,
790 testsuite/gas/i386/x86_64-intel.d
791 testsuite/gas/i386/x86_64.d: Adjust expectations.
792 * testsuite/gas/i386/x86-64-suffix.e,
793 testsuite/gas/i386/x86_64.e: New.
794
62b3f548
JB		 7952020-01-30 Jan Beulich <jbeulich@suse.com>
796
797 * config/tc-i386.c (process_suffix): Redo and move FLDENV et al
798 special case.
799
bc31405e
L		 8002020-01-27 H.J. Lu <hongjiu.lu@intel.com>
801
802 PR binutils/25445
803 * config/tc-i386.c (check_long_reg): Also convert to QWORD for
804 movsxd.
805 * doc/c-i386.texi: Add a node for AMD64 vs. Intel64 ISA
806 differences. Document movslq and movsxd.
807 * testsuite/gas/i386/i386.exp: Run PR binutils/25445 tests.
808 * testsuite/gas/i386/x86-64-movsxd-intel.d: New file.
809 * testsuite/gas/i386/x86-64-movsxd-intel64-intel.d: Likewise.
810 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.l: Likewise.
811 * testsuite/gas/i386/x86-64-movsxd-intel64-inval.s: Likewise.
812 * testsuite/gas/i386/x86-64-movsxd-intel64.d: Likewise.
813 * testsuite/gas/i386/x86-64-movsxd-intel64.s: Likewise.
814 * testsuite/gas/i386/x86-64-movsxd-inval.l: Likewise.
815 * testsuite/gas/i386/x86-64-movsxd-inval.s: Likewise.
816 * testsuite/gas/i386/x86-64-movsxd.d: Likewise.
817 * testsuite/gas/i386/x86-64-movsxd.s: Likewise.
818
e3696f67
AM		 8192020-01-27 Alan Modra <amodra@gmail.com>
820
821 * testsuite/gas/all/gas.exp: Replace case statements with switch
822 statements.
823 * testsuite/gas/elf/elf.exp: Likewise.
824 * testsuite/gas/macros/macros.exp: Likewise.
825 * testsuite/lib/gas-defs.exp: Likewise.
826
7568c93b
TC		 8272020-01-27 Tamar Christina <tamar.christina@arm.com>
828
829 PR 25403
830 * testsuite/gas/aarch64/armv8_4-a.d: Add cfinv.
831 * testsuite/gas/aarch64/armv8_4-a.s: Likewise.
832
403d1bd9
JW		 8332020-01-22 Maxim Blinov <maxim.blinov@embecosm.com>
834
835 * testsuite/gas/riscv/march-ok-s.d: sx is no longer valid and
836 s exts must be known, so rename *ok* to *fail*.
837 * testsuite/gas/riscv/march-ok-sx.d: Likewise.
838 * testsuite/gas/riscv/march-ok-s-with-version: Likewise.
839 * testsuite/gas/riscv/march-fail-s.l: Expected error messages for
840 above change.
841 * testsuite/gas/riscv/march-fail-sx.l: Likewise.
842 * testsuite/gas/riscv/march-fail-sx-with-version.l: Likewise.
843
be4c5e58
L		 8442020-01-22 H.J. Lu <hongjiu.lu@intel.com>
845
846 PR gas/25438
847 * config/tc-i386.c (check_long_reg): Always disallow double word
848 suffix in mnemonic with word general register.
849 * testsuite/gas/i386/general.s: Replace word general register
850 with double word general register for movl.
851 * testsuite/gas/i386/inval.s: Add tests for movl with word general
852 register.
853 * testsuite/gas/i386/general.l: Updated.
854 * testsuite/gas/i386/inval.l: Likewise.
855
9e7028aa
AM		 8562020-01-22 Alan Modra <amodra@gmail.com>
857
858 * config/tc-ppc.c (parse_tls_arg): Handle tls arg for
859 __tls_get_addr_desc and __tls_get_addr_opt.
860
e3ed17f3
JB		 8612020-01-21 Jan Beulich <jbeulich@suse.com>
862
863 * testsuite/gas/i386/inval-crc32.s,
864 testsuite/gas/i386/x86-64-inval-crc32.s: Add alignment directive.
865 * testsuite/gas/i386/inval-crc32.l,
866 testsuite/gas/i386/x86-64-inval-crc32.l: Adjust expectations.
867
1a035124
JB		 8682020-01-21 Jan Beulich <jbeulich@suse.com>
869
870 * config/tc-i386.c (process_suffix): Merge CRC32 handling into
871 generic code path. Deal with No_lSuf being set in a template.
872 * testsuite/gas/i386/inval-crc32.l,
873 testsuite/gas/i386/x86-64-inval-crc32.l: Expect warning(s)
874 instead of error(s) when operand size is ambiguous.
875 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
876 testsuite/gas/i386/noreg64.s: Add CRC32 tests.
877 * testsuite/gas/i386/noreg16.d, testsuite/gas/i386/noreg16.l,
878 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg32.l,
879 testsuite/gas/i386/noreg64.d, testsuite/gas/i386/noreg64.l:
880 Adjust expectations.
881
c006a730
JB		 8822020-01-21 Jan Beulich <jbeulich@suse.com>
883
884 * config/tc-i386.c (process_suffix): Drop SYSRET special case
885 and an intel_syntax check. Re-write lack-of-suffix processing
886 logic.
887 * doc/c-i386.texi: Document operand size defaults for suffix-
888 less AT&T syntax insns.
889 * testsuite/gas/i386/bundle.s, testsuite/gas/i386/lock-1.s,
890 testsuite/gas/i386/opcode.s, testsuite/gas/i386/sse3.s,
891 testsuite/gas/i386/x86-64-avx-scalar.s,
892 testsuite/gas/i386/x86-64-avx.s,
893 testsuite/gas/i386/x86-64-bundle.s,
894 testsuite/gas/i386/x86-64-intel64.s,
895 testsuite/gas/i386/x86-64-lock-1.s,
896 testsuite/gas/i386/x86-64-opcode.s,
897 testsuite/gas/i386/x86-64-sse2avx.s,
898 testsuite/gas/i386/x86-64-sse3.s: Add missing suffixes.
899 * testsuite/gas/i386/nops.s, testsuite/gas/i386/sse-noavx.s,
900 testsuite/gas/i386/x86-64-nops.s,
901 testsuite/gas/i386/x86-64-ptwrite.s,
902 testsuite/gas/i386/x86-64-simd.s,
903 testsuite/gas/i386/x86-64-sse-noavx.s,
904 testsuite/gas/i386/x86-64-suffix.s: Drop bogus suffix-less
905 insns.
906 * testsuite/gas/i386/noreg16.s, testsuite/gas/i386/noreg32.s,
907 testsuite/gas/i386/noreg64.s: Add further tests.
908 * testsuite/gas/i386/ilp32/x86-64-nops.d,
909 testsuite/gas/i386/nops.d, testsuite/gas/i386/noreg16.d,
910 testsuite/gas/i386/noreg32.d, testsuite/gas/i386/noreg64.d,
911 testsuite/gas/i386/sse-noavx.d,
912 testsuite/gas/i386/x86-64-intel64.d,
913 testsuite/gas/i386/x86-64-nops.d,
914 testsuite/gas/i386/x86-64-opcode.d,
915 testsuite/gas/i386/x86-64-ptwrite-intel.d,
916 testsuite/gas/i386/x86-64-ptwrite.d,
917 testsuite/gas/i386/x86-64-simd-intel.d,
918 testsuite/gas/i386/x86-64-simd-suffix.d,
919 testsuite/gas/i386/x86-64-simd.d,
920 testsuite/gas/i386/x86-64-sse-noavx.d
921 testsuite/gas/i386/x86-64-suffix.d,
922 testsuite/gas/i386/x86-64-suffix-intel.d: Adjust expectations.
923 * testsuite/gas/i386/noreg16.l, testsuite/gas/i386/noreg32.l,
924 testsuite/gas/i386/noreg64.l: New.
925 * testsuite/gas/i386/i386.exp: Run new tests.
926
c906a69a
JB		 9272020-01-21 Jan Beulich <jbeulich@suse.com>
928
929 * testsuite/gas/i386/avx512_bf16_vl.s,
930 testsuite/gas/i386/x86-64-avx512_bf16_vl.s: Add broadcast forms
931 of VCVTNEPS2BF16{X,Y}. Add operand-size less Intel syntax
932 broadcast forms of VCVTNEPS2BF16.
933 * testsuite/gas/i386/avx512_bf16_vl.d,
934 testsuite/gas/i386/x86-64-avx512_bf16_vl.d: Adjust expectations.
935
26916852
NC		 9362020-01-20 Nick Clifton <nickc@redhat.com>
937
938 * po/uk.po: Updated Ukranian translation.
939
14470f07
L		 9402020-01-20 H.J. Lu <hongjiu.lu@intel.com>
941
942 PR ld/25416
943 * config/tc-i386.c (output_insn): Add a dummy REX_OPCODE prefix
944 for lea with R_X86_64_GOTPC32_TLSDESC relocation when generating
945 x32 object.
946 * testsuite/gas/i386/ilp32/x32-tls.d: Updated.
947 * testsuite/gas/i386/ilp32/x32-tls.s: Add tests for lea with
948 R_X86_64_GOTPC32_TLSDESC relocation.
949
1b1bb2c6
NC		 9502020-01-18 Nick Clifton <nickc@redhat.com>
951
952 * configure: Regenerate.
953 * po/gas.pot: Regenerate.
954
ae774686
NC		 9552020-01-18 Nick Clifton <nickc@redhat.com>
956
957 Binutils 2.34 branch created.
958
42e04b36
L		 9592020-01-17 H.J. Lu <hongjiu.lu@intel.com>
960
961 * config/tc-i386.c (_i386_insn): Replace vex_encoding_vex2
962 with vex_encoding_vex.
963 (parse_insn): Likewise.
964 * doc/c-i386.texi: Replace {vex2} with {vex}. Update {vex}
965 and {vex3} documentation.
966 * testsuite/gas/i386/pseudos.s: Replace 3 {vex2} tests with
967 {vex}.
968 * testsuite/gas/i386/x86-64-pseudos.s: Likewise.
969
2da2eaf4
AV		 9702020-01-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
971
972 PR 25376
973 * config/tc-arm.c (mve_ext, mve_fp_ext): Use CORE_HIGH.
974 (armv8_1m_main_ext_table): Use CORE_HIGH for mve.
975 * testsuite/arm/armv8_1-m-fpu-mve-1.s: New.
976 * testsuite/arm/armv8_1-m-fpu-mve-1.d: New.
977 * testsuite/arm/armv8_1-m-fpu-mve-2.s: New.
978 * testsuite/arm/armv8_1-m-fpu-mve-2.d: New.
979
45a4bb20
JB		 9802020-01-16 Jan Beulich <jbeulich@suse.com>
981
982 * config/tc-i386.c (match_template): Drop found_cpu_match local
983 variable.
984
4814632e
JB		 9852020-01-16 Jan Beulich <jbeulich@suse.com>
986
987 * testsuite/gas/i386/avx512dq-inval.l,
988 testsuite/gas/i386/avx512dq-inval.s: New.
989 * testsuite/gas/i386/i386.exp: Run new test.
990
131cb553
JL		 9912020-01-15 Jozef Lawrynowicz <jozef.l@mittosystems.com>
992
993 * config/tc-msp430.c (CHECK_RELOC_MSP430): Always generate 430X
994 relocations when the target is 430X, except when extracting part of an
995 expression.
996 (msp430_srcoperand): Adjust comment.
997 Initialize the expp member of the msp430_operand_s struct as
998 appropriate.
999 (msp430_dstoperand): Likewise.
1000 * testsuite/gas/msp430/msp430.exp: Run new test.
1001 * testsuite/gas/msp430/reloc-lo-430x.d: New test.
1002 * testsuite/gas/msp430/reloc-lo-430x.s: New test.
1003
c24d0e8d
AM		 10042020-01-15 Alan Modra <amodra@gmail.com>
1005
1006 * configure.tgt: Add sparc-*-freebsd case.
1007
e44925ae
LC		 10082020-01-14 Lili Cui <lili.cui@intel.com>
1009
1010 * testsuite/gas/i386/align-branch-1a.d: Updated for Darwin.
1011 * testsuite/gas/i386/align-branch-1b.d: Likewise.
1012 * testsuite/gas/i386/align-branch-1c.d: Likewise.
1013 * testsuite/gas/i386/align-branch-1d.d: Likewise.
1014 * testsuite/gas/i386/align-branch-1e.d: Likewise.
1015 * testsuite/gas/i386/align-branch-1f.d: Likewise.
1016 * testsuite/gas/i386/align-branch-1g.d: Likewise.
1017 * testsuite/gas/i386/align-branch-1h.d: Likewise.
1018 * testsuite/gas/i386/align-branch-1i.d: Likewise.
1019 * testsuite/gas/i386/align-branch-5.d: Likewise.
1020 * testsuite/gas/i386/x86-64-align-branch-1a.d: Likewise.
1021 * testsuite/gas/i386/x86-64-align-branch-1b.d: Likewise.
1022 * testsuite/gas/i386/x86-64-align-branch-1c.d: Likewise.
1023 * testsuite/gas/i386/x86-64-align-branch-1d.d: Likewise.
1024 * testsuite/gas/i386/x86-64-align-branch-1e.d: Likewise.
1025 * testsuite/gas/i386/x86-64-align-branch-1f.d: Likewise.
1026 * testsuite/gas/i386/x86-64-align-branch-1g.d: Likewise.
1027 * testsuite/gas/i386/x86-64-align-branch-1h.d: Likewise.
1028 * testsuite/gas/i386/x86-64-align-branch-1i.d: Likewise.
1029 * testsuite/gas/i386/x86-64-align-branch-5.d: Likewise.
1030 * testsuite/gas/i386/i386.exp: Skip x86-64-align-branch-2a,
1031 x86-64-align-branch-2b and x86-64-align-branch-2c on Darwin.
1032
7a6bf3be
SB		 10332020-01-14 Sergey Belyashov <sergey.belyashov@gmail.com>
1034
1035 PR 25377
1036 * config/tc-z80.c: Add support for half precision, single
1037 precision and double precision floating point values.
1038 * config/tc-z80.h b/gas/config/tc-z80.h: Disable string escapes.
1039 * doc/as.texi: Add new z80 command line options.
1040 * doc/c-z80.texi: Document new z80 command line options.
1041 * testsuite/gas/z80/ez80_pref_dis.s: New test.
1042 * testsuite/gas/z80/ez80_pref_dis.d: New test driver.
1043 * testsuite/gas/z80/z80.exp: Run the new test.
1044 * testsuite/gas/z80/fp_math48.d: Use correct command line option.
1045 * testsuite/gas/z80/fp_zeda32.d: Likewise.
1046 * testsuite/gas/z80/strings.d: Update expected output.
1047
82e9597c
MM		 10482020-01-13 Matthew Malcomson <matthew.malcomson@arm.com>
1049
1050 * config/tc-aarch64.c (f64mm, f32mm): Add sve as a feature
1051 dependency.
1052
5e4f7e05
CZ		 10532020-01-13 Claudiu Zissulescu <claziss@gmail.com>
1054
1055 * config/tc-arc.c (arc_select_cpu): Re-init the bfd if we change
1056 the CPU.
1057 * config/tc-arc.h: Add header if/defs.
1058 * testsuite/gas/arc/pseudos.d: Improve matching pattern.
1059
febda64f
AM		 10602020-01-13 Alan Modra <amodra@gmail.com>
1061
1062 * testsuite/gas/wasm32/allinsn.d: Update expected output.
1063
5496abe1
AM		 10642020-01-13 Alan Modra <amodra@gmail.com>
1065
1066 * config/tc-tic4x.c (tic4x_operands_match): Correct tic3x trap
1067 insertion.
1068
ec4181f2
AM		 10692020-01-10 Alan Modra <amodra@gmail.com>
1070
1071 * testsuite/gas/elf/pr14891.s: Don't start directives in first column.
1072 * testsuite/gas/elf/pr21661.d: Don't run on hpux.
1073
40c75bc8
SB		 10742020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1075
1076 PR 25224
1077 * config/tc-z80.c (emit_ld_m_rr): Use integer types when checking
1078 opcode byte values.
1079 (emit_ld_r_r): Likewise.
1080 (emit_ld_rr_m): Likewise.
1081 (emit_ld_rr_nn): Likewise.
1082
72aea328
JB		 10832020-01-09 Jan Beulich <jbeulich@suse.com>
1084
1085 * config/tc-i386.c (optimize_encoding): Add
1086 is_any_vex_encoding() invocations. Drop respective
1087 i.tm.extension_opcode == None checks.
1088
3f93af61
JB		 10892020-01-09 Jan Beulich <jbeulich@suse.com>
1090
1091 * config/tc-i386.c (md_assemble): Check RegRex is clear during
1092 REX transformations. Correct comment indentation.
1093
7697afb6
JB		 10942020-01-09 Jan Beulich <jbeulich@suse.com>
1095
1096 * config/tc-i386.c (optimize_encoding): Generalize register
1097 transformation for TEST optimization.
1098
d835a58b
JB		 10992020-01-09 Jan Beulich <jbeulich@suse.com>
1100
1101 * testsuite/gas/i386/x86-64-sysenter-amd.s,
1102 testsuite/gas/i386/x86-64-sysenter-amd.d,
1103 testsuite/gas/i386/x86-64-sysenter-amd.l,
1104 testsuite/gas/i386/x86-64-sysenter-intel.d,
1105 testsuite/gas/i386/x86-64-sysenter-mixed.d: New.
1106 * testsuite/gas/i386/i386.exp: Run new tests.
1107
915808f6
NC		 11082020-01-08 Nick Clifton <nickc@redhat.com>
1109
1110 PR 25284
1111 * doc/as.texi (Align): Document the fact that all arguments can be
1112 omitted.
1113 (Balign): Likewise.
1114 (P2align): Likewise.
1115
f1f28025
NC		 11162020-01-08 Nick Clifton <nickc@redhat.com>
1117
1118 PR 14891
1119 * config/obj-elf.c (obj_elf_section): Fail if the section name is
1120 already defined as a different symbol type.
1121 * testsuite/gas/elf/pr14891.s: New test source file.
1122 * testsuite/gas/elf/pr14891.d: New test driver.
1123 * testsuite/gas/elf/pr14891.s: New test expected error output.
1124 * testsuite/gas/elf/elf.exp: Run the new test.
1125
030a2e78
AM		 11262020-01-08 Alan Modra <amodra@gmail.com>
1127
1128 * config/tc-z8k.c (md_begin): Make idx unsigned.
1129 (get_specific): Likewise for this_index.
1130
2a1ebfb2
CZ		 11312020-01-07 Claudiu Zissulescu <claziss@synopsys.com>
1132
1133 * onfig/tc-arc.c (parse_reloc_symbol): New function.
1134 (tokenize_arguments): Clean up, use parse_reloc_symbol function.
1135 (md_operand): Set X_md to absent.
1136 (arc_parse_name): Check for X_md.
1137
16d87673
SB		 11382020-01-03 Sergey Belyashov <sergey.belyashov@gmail.com>
1139
1140 PR 25311
1141 * as.h (TC_STRING_ESCAPES): Provide a default definition.
1142 * app.c (do_scrub_chars): Use TC_STRING_ESCAPES instead of
1143 NO_STRING_ESCAPES.
1144 * read.c (next_char_of_string): Likewise.
1145 * config/tc-ppc.h (TC_STRING_ESCAPES): Define.
1146 * config/tc-z80.h (TC_STRING_ESCAPES): Define.
1147
a2322019
NC		 11482020-01-03 Nick Clifton <nickc@redhat.com>
1149
1150 * po/sv.po: Updated Swedish translation.
1151
5437a02a
JB		 11522020-01-03 Jan Beulich <jbeulich@suse.com>
1153
1154 * testsuite/gas/aarch64/f64mm.s: Scale index of LD1RO{H,W,D}.
1155 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1156
567dfba2
JB		 11572020-01-03 Jan Beulich <jbeulich@suse.com>
1158
1159 * testsuite/gas/aarch64/i8mm.s: Add 128-bit form tests for
1160 by-element usdot. Add 64-bit form tests for by-element sudot.
1161 * testsuite/gas/aarch64/i8mm.d: Adjust expectations.
1162
8c45011a
JB		 11632020-01-03 Jan Beulich <jbeulich@suse.com>
1164
1165 * testsuite/gas/aarch64/f64mm.s: Drop 'i' from uzip<n>.
1166 * testsuite/gas/aarch64/f64mm.d: Adjust expectations.
1167
f4950f76
JB		 11682020-01-03 Jan Beulich <jbeulich@suse.com>
1169
1170 * testsuite/gas/aarch64/f64mm.d,
1171 testsuite/gas/aarch64/sve-movprfx-mm.d: Adjust expectations.
1172
6655dba2
SB		 11732020-01-02 Sergey Belyashov <sergey.belyashov@gmail.com>
1174
1175 * config/tc-z80.c: Add new architectures: Z180 and eZ80. Add
1176 support for assembler code generated by SDCC. Add new relocation
1177 types. Add z80-elf target support.
1178 * config/tc-z80.h: Add z80-elf target support. Enable dollar local
1179 labels. Local labels starts from ".L".
1180 * NEWS: Mention the new support.
1181 * testsuite/gas/all/fwdexp.d: Fix failure due to symbol conflict.
1182 * testsuite/gas/all/fwdexp.s: Likewise.
1183 * testsuite/gas/all/cond.l: Likewise.
1184 * testsuite/gas/all/cond.s: Likewise.
1185 * testsuite/gas/all/fwdexp.d: Likewise.
1186 * testsuite/gas/all/fwdexp.s: Likewise.
1187 * testsuite/gas/elf/section2.e-mips: Likewise.
1188 * testsuite/gas/elf/section2.l: Likewise.
1189 * testsuite/gas/elf/section2.s: Likewise.
1190 * testsuite/gas/macros/app1.d: Likewise.
1191 * testsuite/gas/macros/app1.s: Likewise.
1192 * testsuite/gas/macros/app2.d: Likewise.
1193 * testsuite/gas/macros/app2.s: Likewise.
1194 * testsuite/gas/macros/app3.d: Likewise.
1195 * testsuite/gas/macros/app3.s: Likewise.
1196 * testsuite/gas/macros/app4.d: Likewise.
1197 * testsuite/gas/macros/app4.s: Likewise.
1198 * testsuite/gas/macros/app4b.s: Likewise.
1199 * testsuite/gas/z80/suffix.d: Fix failure on ELF target.
1200 * testsuite/gas/z80/z80.exp: Add new tests
1201 * testsuite/gas/z80/dollar.d: New file.
1202 * testsuite/gas/z80/dollar.s: New file.
1203 * testsuite/gas/z80/ez80_adl_all.d: New file.
1204 * testsuite/gas/z80/ez80_adl_all.s: New file.
1205 * testsuite/gas/z80/ez80_adl_suf.d: New file.
1206 * testsuite/gas/z80/ez80_isuf.s: New file.
1207 * testsuite/gas/z80/ez80_z80_all.d: New file.
1208 * testsuite/gas/z80/ez80_z80_all.s: New file.
1209 * testsuite/gas/z80/ez80_z80_suf.d: New file.
1210 * testsuite/gas/z80/r800_extra.d: New file.
1211 * testsuite/gas/z80/r800_extra.s: New file.
1212 * testsuite/gas/z80/r800_ii8.d: New file.
1213 * testsuite/gas/z80/r800_z80_doc.d: New file.
1214 * testsuite/gas/z80/z180.d: New file.
1215 * testsuite/gas/z80/z180.s: New file.
1216 * testsuite/gas/z80/z180_z80_doc.d: New file.
1217 * testsuite/gas/z80/z80_doc.d: New file.
1218 * testsuite/gas/z80/z80_doc.s: New file.
1219 * testsuite/gas/z80/z80_ii8.d: New file.
1220 * testsuite/gas/z80/z80_ii8.s: New file.
1221 * testsuite/gas/z80/z80_in_f_c.d: New file.
1222 * testsuite/gas/z80/z80_in_f_c.s: New file.
1223 * testsuite/gas/z80/z80_op_ii_ld.d: New file.
1224 * testsuite/gas/z80/z80_op_ii_ld.s: New file.
1225 * testsuite/gas/z80/z80_out_c_0.d: New file.
1226 * testsuite/gas/z80/z80_out_c_0.s: New file.
1227 * testsuite/gas/z80/z80_reloc.d: New file.
1228 * testsuite/gas/z80/z80_reloc.s: New file.
1229 * testsuite/gas/z80/z80_sli.d: New file.
1230 * testsuite/gas/z80/z80_sli.s: New file.
1231
a65b5de6
SN		 12322020-01-02 Szabolcs Nagy <szabolcs.nagy@arm.com>
1233
1234 * config/tc-arm.c (parse_reg_list): Use REG_TYPE_RN instead of
1235 REGLIST_RN.
1236
b14ce8bf
AM		 12372020-01-01 Alan Modra <amodra@gmail.com>
1238
1239 Update year range in copyright notice of all files.
1240
0b114740 1241For older changes see ChangeLog-2019
3499769a 1242\f
0b114740 1243Copyright (C) 2020 Free Software Foundation, Inc.
3499769a
AM		 1244
1245Copying and distribution of this file, with or without modification,
1246are permitted in any medium without royalty provided the copyright
1247notice and this notice are preserved.
1248
1249Local Variables:
1250mode: change-log
1251left-margin: 8
1252fill-column: 74
1253version-control: never
1254End:
A mirror of the official binutils-gdb repository