]>
Commit | Line | Data |
---|---|---|
ed9a39eb | 1 | /* Common target dependent code for GDB on ARM systems. |
0fd88904 | 2 | |
6aba47ca | 3 | Copyright (C) 1988, 1989, 1991, 1992, 1993, 1995, 1996, 1998, 1999, 2000, |
7b6bb8da | 4 | 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011 |
9b254dd1 | 5 | Free Software Foundation, Inc. |
c906108c | 6 | |
c5aa993b | 7 | This file is part of GDB. |
c906108c | 8 | |
c5aa993b JM |
9 | This program is free software; you can redistribute it and/or modify |
10 | it under the terms of the GNU General Public License as published by | |
a9762ec7 | 11 | the Free Software Foundation; either version 3 of the License, or |
c5aa993b | 12 | (at your option) any later version. |
c906108c | 13 | |
c5aa993b JM |
14 | This program is distributed in the hope that it will be useful, |
15 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
16 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
17 | GNU General Public License for more details. | |
c906108c | 18 | |
c5aa993b | 19 | You should have received a copy of the GNU General Public License |
a9762ec7 | 20 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ |
c906108c | 21 | |
0963b4bd | 22 | #include <ctype.h> /* XXX for isupper (). */ |
34e8f22d | 23 | |
c906108c SS |
24 | #include "defs.h" |
25 | #include "frame.h" | |
26 | #include "inferior.h" | |
27 | #include "gdbcmd.h" | |
28 | #include "gdbcore.h" | |
c906108c | 29 | #include "gdb_string.h" |
0963b4bd | 30 | #include "dis-asm.h" /* For register styles. */ |
4e052eda | 31 | #include "regcache.h" |
54483882 | 32 | #include "reggroups.h" |
d16aafd8 | 33 | #include "doublest.h" |
fd0407d6 | 34 | #include "value.h" |
34e8f22d | 35 | #include "arch-utils.h" |
4be87837 | 36 | #include "osabi.h" |
eb5492fa DJ |
37 | #include "frame-unwind.h" |
38 | #include "frame-base.h" | |
39 | #include "trad-frame.h" | |
842e1f1e DJ |
40 | #include "objfiles.h" |
41 | #include "dwarf2-frame.h" | |
e4c16157 | 42 | #include "gdbtypes.h" |
29d73ae4 | 43 | #include "prologue-value.h" |
123dc839 DJ |
44 | #include "target-descriptions.h" |
45 | #include "user-regs.h" | |
0e9e9abd | 46 | #include "observer.h" |
34e8f22d RE |
47 | |
48 | #include "arm-tdep.h" | |
26216b98 | 49 | #include "gdb/sim-arm.h" |
34e8f22d | 50 | |
082fc60d RE |
51 | #include "elf-bfd.h" |
52 | #include "coff/internal.h" | |
97e03143 | 53 | #include "elf/arm.h" |
c906108c | 54 | |
26216b98 | 55 | #include "gdb_assert.h" |
60c5725c | 56 | #include "vec.h" |
26216b98 | 57 | |
9779414d DJ |
58 | #include "features/arm-with-m.c" |
59 | ||
6529d2dd AC |
60 | static int arm_debug; |
61 | ||
082fc60d RE |
62 | /* Macros for setting and testing a bit in a minimal symbol that marks |
63 | it as Thumb function. The MSB of the minimal symbol's "info" field | |
f594e5e9 | 64 | is used for this purpose. |
082fc60d RE |
65 | |
66 | MSYMBOL_SET_SPECIAL Actually sets the "special" bit. | |
f594e5e9 | 67 | MSYMBOL_IS_SPECIAL Tests the "special" bit in a minimal symbol. */ |
082fc60d | 68 | |
0963b4bd | 69 | #define MSYMBOL_SET_SPECIAL(msym) \ |
b887350f | 70 | MSYMBOL_TARGET_FLAG_1 (msym) = 1 |
082fc60d RE |
71 | |
72 | #define MSYMBOL_IS_SPECIAL(msym) \ | |
b887350f | 73 | MSYMBOL_TARGET_FLAG_1 (msym) |
082fc60d | 74 | |
60c5725c DJ |
75 | /* Per-objfile data used for mapping symbols. */ |
76 | static const struct objfile_data *arm_objfile_data_key; | |
77 | ||
78 | struct arm_mapping_symbol | |
79 | { | |
80 | bfd_vma value; | |
81 | char type; | |
82 | }; | |
83 | typedef struct arm_mapping_symbol arm_mapping_symbol_s; | |
84 | DEF_VEC_O(arm_mapping_symbol_s); | |
85 | ||
86 | struct arm_per_objfile | |
87 | { | |
88 | VEC(arm_mapping_symbol_s) **section_maps; | |
89 | }; | |
90 | ||
afd7eef0 RE |
91 | /* The list of available "set arm ..." and "show arm ..." commands. */ |
92 | static struct cmd_list_element *setarmcmdlist = NULL; | |
93 | static struct cmd_list_element *showarmcmdlist = NULL; | |
94 | ||
fd50bc42 RE |
95 | /* The type of floating-point to use. Keep this in sync with enum |
96 | arm_float_model, and the help string in _initialize_arm_tdep. */ | |
97 | static const char *fp_model_strings[] = | |
98 | { | |
99 | "auto", | |
100 | "softfpa", | |
101 | "fpa", | |
102 | "softvfp", | |
28e97307 DJ |
103 | "vfp", |
104 | NULL | |
fd50bc42 RE |
105 | }; |
106 | ||
107 | /* A variable that can be configured by the user. */ | |
108 | static enum arm_float_model arm_fp_model = ARM_FLOAT_AUTO; | |
109 | static const char *current_fp_model = "auto"; | |
110 | ||
28e97307 DJ |
111 | /* The ABI to use. Keep this in sync with arm_abi_kind. */ |
112 | static const char *arm_abi_strings[] = | |
113 | { | |
114 | "auto", | |
115 | "APCS", | |
116 | "AAPCS", | |
117 | NULL | |
118 | }; | |
119 | ||
120 | /* A variable that can be configured by the user. */ | |
121 | static enum arm_abi_kind arm_abi_global = ARM_ABI_AUTO; | |
122 | static const char *arm_abi_string = "auto"; | |
123 | ||
0428b8f5 DJ |
124 | /* The execution mode to assume. */ |
125 | static const char *arm_mode_strings[] = | |
126 | { | |
127 | "auto", | |
128 | "arm", | |
68770265 MGD |
129 | "thumb", |
130 | NULL | |
0428b8f5 DJ |
131 | }; |
132 | ||
133 | static const char *arm_fallback_mode_string = "auto"; | |
134 | static const char *arm_force_mode_string = "auto"; | |
135 | ||
94c30b78 | 136 | /* Number of different reg name sets (options). */ |
afd7eef0 | 137 | static int num_disassembly_options; |
bc90b915 | 138 | |
f32bf4a4 YQ |
139 | /* The standard register names, and all the valid aliases for them. Note |
140 | that `fp', `sp' and `pc' are not added in this alias list, because they | |
141 | have been added as builtin user registers in | |
142 | std-regs.c:_initialize_frame_reg. */ | |
123dc839 DJ |
143 | static const struct |
144 | { | |
145 | const char *name; | |
146 | int regnum; | |
147 | } arm_register_aliases[] = { | |
148 | /* Basic register numbers. */ | |
149 | { "r0", 0 }, | |
150 | { "r1", 1 }, | |
151 | { "r2", 2 }, | |
152 | { "r3", 3 }, | |
153 | { "r4", 4 }, | |
154 | { "r5", 5 }, | |
155 | { "r6", 6 }, | |
156 | { "r7", 7 }, | |
157 | { "r8", 8 }, | |
158 | { "r9", 9 }, | |
159 | { "r10", 10 }, | |
160 | { "r11", 11 }, | |
161 | { "r12", 12 }, | |
162 | { "r13", 13 }, | |
163 | { "r14", 14 }, | |
164 | { "r15", 15 }, | |
165 | /* Synonyms (argument and variable registers). */ | |
166 | { "a1", 0 }, | |
167 | { "a2", 1 }, | |
168 | { "a3", 2 }, | |
169 | { "a4", 3 }, | |
170 | { "v1", 4 }, | |
171 | { "v2", 5 }, | |
172 | { "v3", 6 }, | |
173 | { "v4", 7 }, | |
174 | { "v5", 8 }, | |
175 | { "v6", 9 }, | |
176 | { "v7", 10 }, | |
177 | { "v8", 11 }, | |
178 | /* Other platform-specific names for r9. */ | |
179 | { "sb", 9 }, | |
180 | { "tr", 9 }, | |
181 | /* Special names. */ | |
182 | { "ip", 12 }, | |
123dc839 | 183 | { "lr", 14 }, |
123dc839 DJ |
184 | /* Names used by GCC (not listed in the ARM EABI). */ |
185 | { "sl", 10 }, | |
123dc839 DJ |
186 | /* A special name from the older ATPCS. */ |
187 | { "wr", 7 }, | |
188 | }; | |
bc90b915 | 189 | |
123dc839 | 190 | static const char *const arm_register_names[] = |
da59e081 JM |
191 | {"r0", "r1", "r2", "r3", /* 0 1 2 3 */ |
192 | "r4", "r5", "r6", "r7", /* 4 5 6 7 */ | |
193 | "r8", "r9", "r10", "r11", /* 8 9 10 11 */ | |
194 | "r12", "sp", "lr", "pc", /* 12 13 14 15 */ | |
195 | "f0", "f1", "f2", "f3", /* 16 17 18 19 */ | |
196 | "f4", "f5", "f6", "f7", /* 20 21 22 23 */ | |
94c30b78 | 197 | "fps", "cpsr" }; /* 24 25 */ |
ed9a39eb | 198 | |
afd7eef0 RE |
199 | /* Valid register name styles. */ |
200 | static const char **valid_disassembly_styles; | |
ed9a39eb | 201 | |
afd7eef0 RE |
202 | /* Disassembly style to use. Default to "std" register names. */ |
203 | static const char *disassembly_style; | |
96baa820 | 204 | |
ed9a39eb | 205 | /* This is used to keep the bfd arch_info in sync with the disassembly |
afd7eef0 RE |
206 | style. */ |
207 | static void set_disassembly_style_sfunc(char *, int, | |
ed9a39eb | 208 | struct cmd_list_element *); |
afd7eef0 | 209 | static void set_disassembly_style (void); |
ed9a39eb | 210 | |
b508a996 | 211 | static void convert_from_extended (const struct floatformat *, const void *, |
be8626e0 | 212 | void *, int); |
b508a996 | 213 | static void convert_to_extended (const struct floatformat *, void *, |
be8626e0 | 214 | const void *, int); |
ed9a39eb | 215 | |
58d6951d DJ |
216 | static void arm_neon_quad_read (struct gdbarch *gdbarch, |
217 | struct regcache *regcache, | |
218 | int regnum, gdb_byte *buf); | |
219 | static void arm_neon_quad_write (struct gdbarch *gdbarch, | |
220 | struct regcache *regcache, | |
221 | int regnum, const gdb_byte *buf); | |
222 | ||
9b8d791a | 223 | struct arm_prologue_cache |
c3b4394c | 224 | { |
eb5492fa DJ |
225 | /* The stack pointer at the time this frame was created; i.e. the |
226 | caller's stack pointer when this function was called. It is used | |
227 | to identify this frame. */ | |
228 | CORE_ADDR prev_sp; | |
229 | ||
4be43953 DJ |
230 | /* The frame base for this frame is just prev_sp - frame size. |
231 | FRAMESIZE is the distance from the frame pointer to the | |
232 | initial stack pointer. */ | |
eb5492fa | 233 | |
c3b4394c | 234 | int framesize; |
eb5492fa DJ |
235 | |
236 | /* The register used to hold the frame pointer for this frame. */ | |
c3b4394c | 237 | int framereg; |
eb5492fa DJ |
238 | |
239 | /* Saved register offsets. */ | |
240 | struct trad_frame_saved_reg *saved_regs; | |
c3b4394c | 241 | }; |
ed9a39eb | 242 | |
0d39a070 DJ |
243 | static CORE_ADDR arm_analyze_prologue (struct gdbarch *gdbarch, |
244 | CORE_ADDR prologue_start, | |
245 | CORE_ADDR prologue_end, | |
246 | struct arm_prologue_cache *cache); | |
247 | ||
cca44b1b JB |
248 | /* Architecture version for displaced stepping. This effects the behaviour of |
249 | certain instructions, and really should not be hard-wired. */ | |
250 | ||
251 | #define DISPLACED_STEPPING_ARCH_VERSION 5 | |
252 | ||
bc90b915 FN |
253 | /* Addresses for calling Thumb functions have the bit 0 set. |
254 | Here are some macros to test, set, or clear bit 0 of addresses. */ | |
255 | #define IS_THUMB_ADDR(addr) ((addr) & 1) | |
256 | #define MAKE_THUMB_ADDR(addr) ((addr) | 1) | |
257 | #define UNMAKE_THUMB_ADDR(addr) ((addr) & ~1) | |
258 | ||
94c30b78 | 259 | /* Set to true if the 32-bit mode is in use. */ |
c906108c SS |
260 | |
261 | int arm_apcs_32 = 1; | |
262 | ||
9779414d DJ |
263 | /* Return the bit mask in ARM_PS_REGNUM that indicates Thumb mode. */ |
264 | ||
265 | static int | |
266 | arm_psr_thumb_bit (struct gdbarch *gdbarch) | |
267 | { | |
268 | if (gdbarch_tdep (gdbarch)->is_m) | |
269 | return XPSR_T; | |
270 | else | |
271 | return CPSR_T; | |
272 | } | |
273 | ||
b39cc962 DJ |
274 | /* Determine if FRAME is executing in Thumb mode. */ |
275 | ||
25b41d01 | 276 | int |
b39cc962 DJ |
277 | arm_frame_is_thumb (struct frame_info *frame) |
278 | { | |
279 | CORE_ADDR cpsr; | |
9779414d | 280 | ULONGEST t_bit = arm_psr_thumb_bit (get_frame_arch (frame)); |
b39cc962 DJ |
281 | |
282 | /* Every ARM frame unwinder can unwind the T bit of the CPSR, either | |
283 | directly (from a signal frame or dummy frame) or by interpreting | |
284 | the saved LR (from a prologue or DWARF frame). So consult it and | |
285 | trust the unwinders. */ | |
286 | cpsr = get_frame_register_unsigned (frame, ARM_PS_REGNUM); | |
287 | ||
9779414d | 288 | return (cpsr & t_bit) != 0; |
b39cc962 DJ |
289 | } |
290 | ||
60c5725c DJ |
291 | /* Callback for VEC_lower_bound. */ |
292 | ||
293 | static inline int | |
294 | arm_compare_mapping_symbols (const struct arm_mapping_symbol *lhs, | |
295 | const struct arm_mapping_symbol *rhs) | |
296 | { | |
297 | return lhs->value < rhs->value; | |
298 | } | |
299 | ||
f9d67f43 DJ |
300 | /* Search for the mapping symbol covering MEMADDR. If one is found, |
301 | return its type. Otherwise, return 0. If START is non-NULL, | |
302 | set *START to the location of the mapping symbol. */ | |
c906108c | 303 | |
f9d67f43 DJ |
304 | static char |
305 | arm_find_mapping_symbol (CORE_ADDR memaddr, CORE_ADDR *start) | |
c906108c | 306 | { |
60c5725c | 307 | struct obj_section *sec; |
0428b8f5 | 308 | |
60c5725c DJ |
309 | /* If there are mapping symbols, consult them. */ |
310 | sec = find_pc_section (memaddr); | |
311 | if (sec != NULL) | |
312 | { | |
313 | struct arm_per_objfile *data; | |
314 | VEC(arm_mapping_symbol_s) *map; | |
aded6f54 PA |
315 | struct arm_mapping_symbol map_key = { memaddr - obj_section_addr (sec), |
316 | 0 }; | |
60c5725c DJ |
317 | unsigned int idx; |
318 | ||
319 | data = objfile_data (sec->objfile, arm_objfile_data_key); | |
320 | if (data != NULL) | |
321 | { | |
322 | map = data->section_maps[sec->the_bfd_section->index]; | |
323 | if (!VEC_empty (arm_mapping_symbol_s, map)) | |
324 | { | |
325 | struct arm_mapping_symbol *map_sym; | |
326 | ||
327 | idx = VEC_lower_bound (arm_mapping_symbol_s, map, &map_key, | |
328 | arm_compare_mapping_symbols); | |
329 | ||
330 | /* VEC_lower_bound finds the earliest ordered insertion | |
331 | point. If the following symbol starts at this exact | |
332 | address, we use that; otherwise, the preceding | |
333 | mapping symbol covers this address. */ | |
334 | if (idx < VEC_length (arm_mapping_symbol_s, map)) | |
335 | { | |
336 | map_sym = VEC_index (arm_mapping_symbol_s, map, idx); | |
337 | if (map_sym->value == map_key.value) | |
f9d67f43 DJ |
338 | { |
339 | if (start) | |
340 | *start = map_sym->value + obj_section_addr (sec); | |
341 | return map_sym->type; | |
342 | } | |
60c5725c DJ |
343 | } |
344 | ||
345 | if (idx > 0) | |
346 | { | |
347 | map_sym = VEC_index (arm_mapping_symbol_s, map, idx - 1); | |
f9d67f43 DJ |
348 | if (start) |
349 | *start = map_sym->value + obj_section_addr (sec); | |
350 | return map_sym->type; | |
60c5725c DJ |
351 | } |
352 | } | |
353 | } | |
354 | } | |
355 | ||
f9d67f43 DJ |
356 | return 0; |
357 | } | |
358 | ||
50e98be4 DJ |
359 | static CORE_ADDR arm_get_next_pc_raw (struct frame_info *frame, |
360 | CORE_ADDR pc, int insert_bkpt); | |
361 | ||
f9d67f43 DJ |
362 | /* Determine if the program counter specified in MEMADDR is in a Thumb |
363 | function. This function should be called for addresses unrelated to | |
364 | any executing frame; otherwise, prefer arm_frame_is_thumb. */ | |
365 | ||
366 | static int | |
9779414d | 367 | arm_pc_is_thumb (struct gdbarch *gdbarch, CORE_ADDR memaddr) |
f9d67f43 DJ |
368 | { |
369 | struct obj_section *sec; | |
370 | struct minimal_symbol *sym; | |
371 | char type; | |
372 | ||
373 | /* If bit 0 of the address is set, assume this is a Thumb address. */ | |
374 | if (IS_THUMB_ADDR (memaddr)) | |
375 | return 1; | |
376 | ||
377 | /* If the user wants to override the symbol table, let him. */ | |
378 | if (strcmp (arm_force_mode_string, "arm") == 0) | |
379 | return 0; | |
380 | if (strcmp (arm_force_mode_string, "thumb") == 0) | |
381 | return 1; | |
382 | ||
9779414d DJ |
383 | /* ARM v6-M and v7-M are always in Thumb mode. */ |
384 | if (gdbarch_tdep (gdbarch)->is_m) | |
385 | return 1; | |
386 | ||
f9d67f43 DJ |
387 | /* If there are mapping symbols, consult them. */ |
388 | type = arm_find_mapping_symbol (memaddr, NULL); | |
389 | if (type) | |
390 | return type == 't'; | |
391 | ||
ed9a39eb | 392 | /* Thumb functions have a "special" bit set in minimal symbols. */ |
c906108c SS |
393 | sym = lookup_minimal_symbol_by_pc (memaddr); |
394 | if (sym) | |
0428b8f5 DJ |
395 | return (MSYMBOL_IS_SPECIAL (sym)); |
396 | ||
397 | /* If the user wants to override the fallback mode, let them. */ | |
398 | if (strcmp (arm_fallback_mode_string, "arm") == 0) | |
399 | return 0; | |
400 | if (strcmp (arm_fallback_mode_string, "thumb") == 0) | |
401 | return 1; | |
402 | ||
403 | /* If we couldn't find any symbol, but we're talking to a running | |
404 | target, then trust the current value of $cpsr. This lets | |
405 | "display/i $pc" always show the correct mode (though if there is | |
406 | a symbol table we will not reach here, so it still may not be | |
50e98be4 DJ |
407 | displayed in the mode it will be executed). |
408 | ||
409 | As a further heuristic if we detect that we are doing a single-step we | |
410 | see what state executing the current instruction ends up with us being | |
411 | in. */ | |
0428b8f5 | 412 | if (target_has_registers) |
50e98be4 DJ |
413 | { |
414 | struct frame_info *current_frame = get_current_frame (); | |
415 | CORE_ADDR current_pc = get_frame_pc (current_frame); | |
416 | int is_thumb = arm_frame_is_thumb (current_frame); | |
417 | CORE_ADDR next_pc; | |
418 | if (memaddr == current_pc) | |
419 | return is_thumb; | |
420 | else | |
421 | { | |
422 | struct gdbarch *gdbarch = get_frame_arch (current_frame); | |
423 | next_pc = arm_get_next_pc_raw (current_frame, current_pc, FALSE); | |
424 | if (memaddr == gdbarch_addr_bits_remove (gdbarch, next_pc)) | |
425 | return IS_THUMB_ADDR (next_pc); | |
426 | else | |
427 | return is_thumb; | |
428 | } | |
429 | } | |
0428b8f5 DJ |
430 | |
431 | /* Otherwise we're out of luck; we assume ARM. */ | |
432 | return 0; | |
c906108c SS |
433 | } |
434 | ||
181c1381 | 435 | /* Remove useless bits from addresses in a running program. */ |
34e8f22d | 436 | static CORE_ADDR |
24568a2c | 437 | arm_addr_bits_remove (struct gdbarch *gdbarch, CORE_ADDR val) |
c906108c | 438 | { |
a3a2ee65 | 439 | if (arm_apcs_32) |
dd6be234 | 440 | return UNMAKE_THUMB_ADDR (val); |
c906108c | 441 | else |
a3a2ee65 | 442 | return (val & 0x03fffffc); |
c906108c SS |
443 | } |
444 | ||
181c1381 RE |
445 | /* When reading symbols, we need to zap the low bit of the address, |
446 | which may be set to 1 for Thumb functions. */ | |
34e8f22d | 447 | static CORE_ADDR |
24568a2c | 448 | arm_smash_text_address (struct gdbarch *gdbarch, CORE_ADDR val) |
181c1381 RE |
449 | { |
450 | return val & ~1; | |
451 | } | |
452 | ||
0d39a070 DJ |
453 | /* Return 1 if PC is the start of a compiler helper function which |
454 | can be safely ignored during prologue skipping. */ | |
455 | static int | |
456 | skip_prologue_function (CORE_ADDR pc) | |
457 | { | |
458 | struct minimal_symbol *msym; | |
459 | const char *name; | |
460 | ||
461 | msym = lookup_minimal_symbol_by_pc (pc); | |
462 | if (msym == NULL || SYMBOL_VALUE_ADDRESS (msym) != pc) | |
463 | return 0; | |
464 | ||
465 | name = SYMBOL_LINKAGE_NAME (msym); | |
466 | if (name == NULL) | |
467 | return 0; | |
468 | ||
469 | /* The GNU linker's Thumb call stub to foo is named | |
470 | __foo_from_thumb. */ | |
471 | if (strstr (name, "_from_thumb") != NULL) | |
472 | name += 2; | |
473 | ||
474 | /* On soft-float targets, __truncdfsf2 is called to convert promoted | |
475 | arguments to their argument types in non-prototyped | |
476 | functions. */ | |
477 | if (strncmp (name, "__truncdfsf2", strlen ("__truncdfsf2")) == 0) | |
478 | return 1; | |
479 | if (strncmp (name, "__aeabi_d2f", strlen ("__aeabi_d2f")) == 0) | |
480 | return 1; | |
481 | ||
ec3d575a UW |
482 | /* Internal functions related to thread-local storage. */ |
483 | if (strncmp (name, "__tls_get_addr", strlen ("__tls_get_addr")) == 0) | |
484 | return 1; | |
485 | if (strncmp (name, "__aeabi_read_tp", strlen ("__aeabi_read_tp")) == 0) | |
486 | return 1; | |
487 | ||
0d39a070 DJ |
488 | return 0; |
489 | } | |
490 | ||
491 | /* Support routines for instruction parsing. */ | |
492 | #define submask(x) ((1L << ((x) + 1)) - 1) | |
493 | #define bit(obj,st) (((obj) >> (st)) & 1) | |
494 | #define bits(obj,st,fn) (((obj) >> (st)) & submask ((fn) - (st))) | |
495 | #define sbits(obj,st,fn) \ | |
496 | ((long) (bits(obj,st,fn) | ((long) bit(obj,fn) * ~ submask (fn - st)))) | |
497 | #define BranchDest(addr,instr) \ | |
498 | ((CORE_ADDR) (((long) (addr)) + 8 + (sbits (instr, 0, 23) << 2))) | |
499 | ||
621c6d5b YQ |
500 | /* Extract the immediate from instruction movw/movt of encoding T. INSN1 is |
501 | the first 16-bit of instruction, and INSN2 is the second 16-bit of | |
502 | instruction. */ | |
503 | #define EXTRACT_MOVW_MOVT_IMM_T(insn1, insn2) \ | |
504 | ((bits ((insn1), 0, 3) << 12) \ | |
505 | | (bits ((insn1), 10, 10) << 11) \ | |
506 | | (bits ((insn2), 12, 14) << 8) \ | |
507 | | bits ((insn2), 0, 7)) | |
508 | ||
509 | /* Extract the immediate from instruction movw/movt of encoding A. INSN is | |
510 | the 32-bit instruction. */ | |
511 | #define EXTRACT_MOVW_MOVT_IMM_A(insn) \ | |
512 | ((bits ((insn), 16, 19) << 12) \ | |
513 | | bits ((insn), 0, 11)) | |
514 | ||
ec3d575a UW |
515 | /* Decode immediate value; implements ThumbExpandImmediate pseudo-op. */ |
516 | ||
517 | static unsigned int | |
518 | thumb_expand_immediate (unsigned int imm) | |
519 | { | |
520 | unsigned int count = imm >> 7; | |
521 | ||
522 | if (count < 8) | |
523 | switch (count / 2) | |
524 | { | |
525 | case 0: | |
526 | return imm & 0xff; | |
527 | case 1: | |
528 | return (imm & 0xff) | ((imm & 0xff) << 16); | |
529 | case 2: | |
530 | return ((imm & 0xff) << 8) | ((imm & 0xff) << 24); | |
531 | case 3: | |
532 | return (imm & 0xff) | ((imm & 0xff) << 8) | |
533 | | ((imm & 0xff) << 16) | ((imm & 0xff) << 24); | |
534 | } | |
535 | ||
536 | return (0x80 | (imm & 0x7f)) << (32 - count); | |
537 | } | |
538 | ||
539 | /* Return 1 if the 16-bit Thumb instruction INST might change | |
540 | control flow, 0 otherwise. */ | |
541 | ||
542 | static int | |
543 | thumb_instruction_changes_pc (unsigned short inst) | |
544 | { | |
545 | if ((inst & 0xff00) == 0xbd00) /* pop {rlist, pc} */ | |
546 | return 1; | |
547 | ||
548 | if ((inst & 0xf000) == 0xd000) /* conditional branch */ | |
549 | return 1; | |
550 | ||
551 | if ((inst & 0xf800) == 0xe000) /* unconditional branch */ | |
552 | return 1; | |
553 | ||
554 | if ((inst & 0xff00) == 0x4700) /* bx REG, blx REG */ | |
555 | return 1; | |
556 | ||
ad8b5167 UW |
557 | if ((inst & 0xff87) == 0x4687) /* mov pc, REG */ |
558 | return 1; | |
559 | ||
ec3d575a UW |
560 | if ((inst & 0xf500) == 0xb100) /* CBNZ or CBZ. */ |
561 | return 1; | |
562 | ||
563 | return 0; | |
564 | } | |
565 | ||
566 | /* Return 1 if the 32-bit Thumb instruction in INST1 and INST2 | |
567 | might change control flow, 0 otherwise. */ | |
568 | ||
569 | static int | |
570 | thumb2_instruction_changes_pc (unsigned short inst1, unsigned short inst2) | |
571 | { | |
572 | if ((inst1 & 0xf800) == 0xf000 && (inst2 & 0x8000) == 0x8000) | |
573 | { | |
574 | /* Branches and miscellaneous control instructions. */ | |
575 | ||
576 | if ((inst2 & 0x1000) != 0 || (inst2 & 0xd001) == 0xc000) | |
577 | { | |
578 | /* B, BL, BLX. */ | |
579 | return 1; | |
580 | } | |
581 | else if (inst1 == 0xf3de && (inst2 & 0xff00) == 0x3f00) | |
582 | { | |
583 | /* SUBS PC, LR, #imm8. */ | |
584 | return 1; | |
585 | } | |
586 | else if ((inst2 & 0xd000) == 0x8000 && (inst1 & 0x0380) != 0x0380) | |
587 | { | |
588 | /* Conditional branch. */ | |
589 | return 1; | |
590 | } | |
591 | ||
592 | return 0; | |
593 | } | |
594 | ||
595 | if ((inst1 & 0xfe50) == 0xe810) | |
596 | { | |
597 | /* Load multiple or RFE. */ | |
598 | ||
599 | if (bit (inst1, 7) && !bit (inst1, 8)) | |
600 | { | |
601 | /* LDMIA or POP */ | |
602 | if (bit (inst2, 15)) | |
603 | return 1; | |
604 | } | |
605 | else if (!bit (inst1, 7) && bit (inst1, 8)) | |
606 | { | |
607 | /* LDMDB */ | |
608 | if (bit (inst2, 15)) | |
609 | return 1; | |
610 | } | |
611 | else if (bit (inst1, 7) && bit (inst1, 8)) | |
612 | { | |
613 | /* RFEIA */ | |
614 | return 1; | |
615 | } | |
616 | else if (!bit (inst1, 7) && !bit (inst1, 8)) | |
617 | { | |
618 | /* RFEDB */ | |
619 | return 1; | |
620 | } | |
621 | ||
622 | return 0; | |
623 | } | |
624 | ||
625 | if ((inst1 & 0xffef) == 0xea4f && (inst2 & 0xfff0) == 0x0f00) | |
626 | { | |
627 | /* MOV PC or MOVS PC. */ | |
628 | return 1; | |
629 | } | |
630 | ||
631 | if ((inst1 & 0xff70) == 0xf850 && (inst2 & 0xf000) == 0xf000) | |
632 | { | |
633 | /* LDR PC. */ | |
634 | if (bits (inst1, 0, 3) == 15) | |
635 | return 1; | |
636 | if (bit (inst1, 7)) | |
637 | return 1; | |
638 | if (bit (inst2, 11)) | |
639 | return 1; | |
640 | if ((inst2 & 0x0fc0) == 0x0000) | |
641 | return 1; | |
642 | ||
643 | return 0; | |
644 | } | |
645 | ||
646 | if ((inst1 & 0xfff0) == 0xe8d0 && (inst2 & 0xfff0) == 0xf000) | |
647 | { | |
648 | /* TBB. */ | |
649 | return 1; | |
650 | } | |
651 | ||
652 | if ((inst1 & 0xfff0) == 0xe8d0 && (inst2 & 0xfff0) == 0xf010) | |
653 | { | |
654 | /* TBH. */ | |
655 | return 1; | |
656 | } | |
657 | ||
658 | return 0; | |
659 | } | |
660 | ||
29d73ae4 DJ |
661 | /* Analyze a Thumb prologue, looking for a recognizable stack frame |
662 | and frame pointer. Scan until we encounter a store that could | |
0d39a070 DJ |
663 | clobber the stack frame unexpectedly, or an unknown instruction. |
664 | Return the last address which is definitely safe to skip for an | |
665 | initial breakpoint. */ | |
c906108c SS |
666 | |
667 | static CORE_ADDR | |
29d73ae4 DJ |
668 | thumb_analyze_prologue (struct gdbarch *gdbarch, |
669 | CORE_ADDR start, CORE_ADDR limit, | |
670 | struct arm_prologue_cache *cache) | |
c906108c | 671 | { |
0d39a070 | 672 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
e17a4113 | 673 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); |
29d73ae4 DJ |
674 | int i; |
675 | pv_t regs[16]; | |
676 | struct pv_area *stack; | |
677 | struct cleanup *back_to; | |
678 | CORE_ADDR offset; | |
ec3d575a | 679 | CORE_ADDR unrecognized_pc = 0; |
da3c6d4a | 680 | |
29d73ae4 DJ |
681 | for (i = 0; i < 16; i++) |
682 | regs[i] = pv_register (i, 0); | |
55f960e1 | 683 | stack = make_pv_area (ARM_SP_REGNUM, gdbarch_addr_bit (gdbarch)); |
29d73ae4 DJ |
684 | back_to = make_cleanup_free_pv_area (stack); |
685 | ||
29d73ae4 | 686 | while (start < limit) |
c906108c | 687 | { |
29d73ae4 DJ |
688 | unsigned short insn; |
689 | ||
e17a4113 | 690 | insn = read_memory_unsigned_integer (start, 2, byte_order_for_code); |
9d4fde75 | 691 | |
94c30b78 | 692 | if ((insn & 0xfe00) == 0xb400) /* push { rlist } */ |
da59e081 | 693 | { |
29d73ae4 DJ |
694 | int regno; |
695 | int mask; | |
4be43953 DJ |
696 | |
697 | if (pv_area_store_would_trash (stack, regs[ARM_SP_REGNUM])) | |
698 | break; | |
29d73ae4 DJ |
699 | |
700 | /* Bits 0-7 contain a mask for registers R0-R7. Bit 8 says | |
701 | whether to save LR (R14). */ | |
702 | mask = (insn & 0xff) | ((insn & 0x100) << 6); | |
703 | ||
704 | /* Calculate offsets of saved R0-R7 and LR. */ | |
705 | for (regno = ARM_LR_REGNUM; regno >= 0; regno--) | |
706 | if (mask & (1 << regno)) | |
707 | { | |
29d73ae4 DJ |
708 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], |
709 | -4); | |
710 | pv_area_store (stack, regs[ARM_SP_REGNUM], 4, regs[regno]); | |
711 | } | |
da59e081 | 712 | } |
da3c6d4a MS |
713 | else if ((insn & 0xff00) == 0xb000) /* add sp, #simm OR |
714 | sub sp, #simm */ | |
da59e081 | 715 | { |
29d73ae4 DJ |
716 | offset = (insn & 0x7f) << 2; /* get scaled offset */ |
717 | if (insn & 0x80) /* Check for SUB. */ | |
718 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], | |
719 | -offset); | |
da59e081 | 720 | else |
29d73ae4 DJ |
721 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], |
722 | offset); | |
da59e081 | 723 | } |
0d39a070 DJ |
724 | else if ((insn & 0xf800) == 0xa800) /* add Rd, sp, #imm */ |
725 | regs[bits (insn, 8, 10)] = pv_add_constant (regs[ARM_SP_REGNUM], | |
726 | (insn & 0xff) << 2); | |
727 | else if ((insn & 0xfe00) == 0x1c00 /* add Rd, Rn, #imm */ | |
728 | && pv_is_register (regs[bits (insn, 3, 5)], ARM_SP_REGNUM)) | |
729 | regs[bits (insn, 0, 2)] = pv_add_constant (regs[bits (insn, 3, 5)], | |
730 | bits (insn, 6, 8)); | |
731 | else if ((insn & 0xf800) == 0x3000 /* add Rd, #imm */ | |
732 | && pv_is_register (regs[bits (insn, 8, 10)], ARM_SP_REGNUM)) | |
733 | regs[bits (insn, 8, 10)] = pv_add_constant (regs[bits (insn, 8, 10)], | |
734 | bits (insn, 0, 7)); | |
735 | else if ((insn & 0xfe00) == 0x1800 /* add Rd, Rn, Rm */ | |
736 | && pv_is_register (regs[bits (insn, 6, 8)], ARM_SP_REGNUM) | |
737 | && pv_is_constant (regs[bits (insn, 3, 5)])) | |
738 | regs[bits (insn, 0, 2)] = pv_add (regs[bits (insn, 3, 5)], | |
739 | regs[bits (insn, 6, 8)]); | |
740 | else if ((insn & 0xff00) == 0x4400 /* add Rd, Rm */ | |
741 | && pv_is_constant (regs[bits (insn, 3, 6)])) | |
742 | { | |
743 | int rd = (bit (insn, 7) << 3) + bits (insn, 0, 2); | |
744 | int rm = bits (insn, 3, 6); | |
745 | regs[rd] = pv_add (regs[rd], regs[rm]); | |
746 | } | |
29d73ae4 | 747 | else if ((insn & 0xff00) == 0x4600) /* mov hi, lo or mov lo, hi */ |
da59e081 | 748 | { |
29d73ae4 DJ |
749 | int dst_reg = (insn & 0x7) + ((insn & 0x80) >> 4); |
750 | int src_reg = (insn & 0x78) >> 3; | |
751 | regs[dst_reg] = regs[src_reg]; | |
da59e081 | 752 | } |
29d73ae4 | 753 | else if ((insn & 0xf800) == 0x9000) /* str rd, [sp, #off] */ |
da59e081 | 754 | { |
29d73ae4 DJ |
755 | /* Handle stores to the stack. Normally pushes are used, |
756 | but with GCC -mtpcs-frame, there may be other stores | |
757 | in the prologue to create the frame. */ | |
758 | int regno = (insn >> 8) & 0x7; | |
759 | pv_t addr; | |
760 | ||
761 | offset = (insn & 0xff) << 2; | |
762 | addr = pv_add_constant (regs[ARM_SP_REGNUM], offset); | |
763 | ||
764 | if (pv_area_store_would_trash (stack, addr)) | |
765 | break; | |
766 | ||
767 | pv_area_store (stack, addr, 4, regs[regno]); | |
da59e081 | 768 | } |
0d39a070 DJ |
769 | else if ((insn & 0xf800) == 0x6000) /* str rd, [rn, #off] */ |
770 | { | |
771 | int rd = bits (insn, 0, 2); | |
772 | int rn = bits (insn, 3, 5); | |
773 | pv_t addr; | |
774 | ||
775 | offset = bits (insn, 6, 10) << 2; | |
776 | addr = pv_add_constant (regs[rn], offset); | |
777 | ||
778 | if (pv_area_store_would_trash (stack, addr)) | |
779 | break; | |
780 | ||
781 | pv_area_store (stack, addr, 4, regs[rd]); | |
782 | } | |
783 | else if (((insn & 0xf800) == 0x7000 /* strb Rd, [Rn, #off] */ | |
784 | || (insn & 0xf800) == 0x8000) /* strh Rd, [Rn, #off] */ | |
785 | && pv_is_register (regs[bits (insn, 3, 5)], ARM_SP_REGNUM)) | |
786 | /* Ignore stores of argument registers to the stack. */ | |
787 | ; | |
788 | else if ((insn & 0xf800) == 0xc800 /* ldmia Rn!, { registers } */ | |
789 | && pv_is_register (regs[bits (insn, 8, 10)], ARM_SP_REGNUM)) | |
790 | /* Ignore block loads from the stack, potentially copying | |
791 | parameters from memory. */ | |
792 | ; | |
793 | else if ((insn & 0xf800) == 0x9800 /* ldr Rd, [Rn, #immed] */ | |
794 | || ((insn & 0xf800) == 0x6800 /* ldr Rd, [sp, #immed] */ | |
795 | && pv_is_register (regs[bits (insn, 3, 5)], ARM_SP_REGNUM))) | |
796 | /* Similarly ignore single loads from the stack. */ | |
797 | ; | |
798 | else if ((insn & 0xffc0) == 0x0000 /* lsls Rd, Rm, #0 */ | |
799 | || (insn & 0xffc0) == 0x1c00) /* add Rd, Rn, #0 */ | |
800 | /* Skip register copies, i.e. saves to another register | |
801 | instead of the stack. */ | |
802 | ; | |
803 | else if ((insn & 0xf800) == 0x2000) /* movs Rd, #imm */ | |
804 | /* Recognize constant loads; even with small stacks these are necessary | |
805 | on Thumb. */ | |
806 | regs[bits (insn, 8, 10)] = pv_constant (bits (insn, 0, 7)); | |
807 | else if ((insn & 0xf800) == 0x4800) /* ldr Rd, [pc, #imm] */ | |
808 | { | |
809 | /* Constant pool loads, for the same reason. */ | |
810 | unsigned int constant; | |
811 | CORE_ADDR loc; | |
812 | ||
813 | loc = start + 4 + bits (insn, 0, 7) * 4; | |
814 | constant = read_memory_unsigned_integer (loc, 4, byte_order); | |
815 | regs[bits (insn, 8, 10)] = pv_constant (constant); | |
816 | } | |
ec3d575a | 817 | else if ((insn & 0xe000) == 0xe000) |
0d39a070 | 818 | { |
0d39a070 DJ |
819 | unsigned short inst2; |
820 | ||
821 | inst2 = read_memory_unsigned_integer (start + 2, 2, | |
822 | byte_order_for_code); | |
823 | ||
824 | if ((insn & 0xf800) == 0xf000 && (inst2 & 0xe800) == 0xe800) | |
825 | { | |
826 | /* BL, BLX. Allow some special function calls when | |
827 | skipping the prologue; GCC generates these before | |
828 | storing arguments to the stack. */ | |
829 | CORE_ADDR nextpc; | |
830 | int j1, j2, imm1, imm2; | |
831 | ||
832 | imm1 = sbits (insn, 0, 10); | |
833 | imm2 = bits (inst2, 0, 10); | |
834 | j1 = bit (inst2, 13); | |
835 | j2 = bit (inst2, 11); | |
836 | ||
837 | offset = ((imm1 << 12) + (imm2 << 1)); | |
838 | offset ^= ((!j2) << 22) | ((!j1) << 23); | |
839 | ||
840 | nextpc = start + 4 + offset; | |
841 | /* For BLX make sure to clear the low bits. */ | |
842 | if (bit (inst2, 12) == 0) | |
843 | nextpc = nextpc & 0xfffffffc; | |
844 | ||
845 | if (!skip_prologue_function (nextpc)) | |
846 | break; | |
847 | } | |
ec3d575a | 848 | |
0963b4bd MS |
849 | else if ((insn & 0xffd0) == 0xe900 /* stmdb Rn{!}, |
850 | { registers } */ | |
ec3d575a UW |
851 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
852 | { | |
853 | pv_t addr = regs[bits (insn, 0, 3)]; | |
854 | int regno; | |
855 | ||
856 | if (pv_area_store_would_trash (stack, addr)) | |
857 | break; | |
858 | ||
859 | /* Calculate offsets of saved registers. */ | |
860 | for (regno = ARM_LR_REGNUM; regno >= 0; regno--) | |
861 | if (inst2 & (1 << regno)) | |
862 | { | |
863 | addr = pv_add_constant (addr, -4); | |
864 | pv_area_store (stack, addr, 4, regs[regno]); | |
865 | } | |
866 | ||
867 | if (insn & 0x0020) | |
868 | regs[bits (insn, 0, 3)] = addr; | |
869 | } | |
870 | ||
0963b4bd MS |
871 | else if ((insn & 0xff50) == 0xe940 /* strd Rt, Rt2, |
872 | [Rn, #+/-imm]{!} */ | |
ec3d575a UW |
873 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
874 | { | |
875 | int regno1 = bits (inst2, 12, 15); | |
876 | int regno2 = bits (inst2, 8, 11); | |
877 | pv_t addr = regs[bits (insn, 0, 3)]; | |
878 | ||
879 | offset = inst2 & 0xff; | |
880 | if (insn & 0x0080) | |
881 | addr = pv_add_constant (addr, offset); | |
882 | else | |
883 | addr = pv_add_constant (addr, -offset); | |
884 | ||
885 | if (pv_area_store_would_trash (stack, addr)) | |
886 | break; | |
887 | ||
888 | pv_area_store (stack, addr, 4, regs[regno1]); | |
889 | pv_area_store (stack, pv_add_constant (addr, 4), | |
890 | 4, regs[regno2]); | |
891 | ||
892 | if (insn & 0x0020) | |
893 | regs[bits (insn, 0, 3)] = addr; | |
894 | } | |
895 | ||
896 | else if ((insn & 0xfff0) == 0xf8c0 /* str Rt,[Rn,+/-#imm]{!} */ | |
897 | && (inst2 & 0x0c00) == 0x0c00 | |
898 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) | |
899 | { | |
900 | int regno = bits (inst2, 12, 15); | |
901 | pv_t addr = regs[bits (insn, 0, 3)]; | |
902 | ||
903 | offset = inst2 & 0xff; | |
904 | if (inst2 & 0x0200) | |
905 | addr = pv_add_constant (addr, offset); | |
906 | else | |
907 | addr = pv_add_constant (addr, -offset); | |
908 | ||
909 | if (pv_area_store_would_trash (stack, addr)) | |
910 | break; | |
911 | ||
912 | pv_area_store (stack, addr, 4, regs[regno]); | |
913 | ||
914 | if (inst2 & 0x0100) | |
915 | regs[bits (insn, 0, 3)] = addr; | |
916 | } | |
917 | ||
918 | else if ((insn & 0xfff0) == 0xf8c0 /* str.w Rt,[Rn,#imm] */ | |
919 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) | |
920 | { | |
921 | int regno = bits (inst2, 12, 15); | |
922 | pv_t addr; | |
923 | ||
924 | offset = inst2 & 0xfff; | |
925 | addr = pv_add_constant (regs[bits (insn, 0, 3)], offset); | |
926 | ||
927 | if (pv_area_store_would_trash (stack, addr)) | |
928 | break; | |
929 | ||
930 | pv_area_store (stack, addr, 4, regs[regno]); | |
931 | } | |
932 | ||
933 | else if ((insn & 0xffd0) == 0xf880 /* str{bh}.w Rt,[Rn,#imm] */ | |
0d39a070 | 934 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
ec3d575a | 935 | /* Ignore stores of argument registers to the stack. */ |
0d39a070 | 936 | ; |
ec3d575a UW |
937 | |
938 | else if ((insn & 0xffd0) == 0xf800 /* str{bh} Rt,[Rn,#+/-imm] */ | |
939 | && (inst2 & 0x0d00) == 0x0c00 | |
0d39a070 | 940 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
ec3d575a | 941 | /* Ignore stores of argument registers to the stack. */ |
0d39a070 | 942 | ; |
ec3d575a | 943 | |
0963b4bd MS |
944 | else if ((insn & 0xffd0) == 0xe890 /* ldmia Rn[!], |
945 | { registers } */ | |
ec3d575a UW |
946 | && (inst2 & 0x8000) == 0x0000 |
947 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) | |
948 | /* Ignore block loads from the stack, potentially copying | |
949 | parameters from memory. */ | |
0d39a070 | 950 | ; |
ec3d575a | 951 | |
0963b4bd MS |
952 | else if ((insn & 0xffb0) == 0xe950 /* ldrd Rt, Rt2, |
953 | [Rn, #+/-imm] */ | |
0d39a070 | 954 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
ec3d575a | 955 | /* Similarly ignore dual loads from the stack. */ |
0d39a070 | 956 | ; |
ec3d575a UW |
957 | |
958 | else if ((insn & 0xfff0) == 0xf850 /* ldr Rt,[Rn,#+/-imm] */ | |
959 | && (inst2 & 0x0d00) == 0x0c00 | |
0d39a070 | 960 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
ec3d575a | 961 | /* Similarly ignore single loads from the stack. */ |
0d39a070 | 962 | ; |
ec3d575a UW |
963 | |
964 | else if ((insn & 0xfff0) == 0xf8d0 /* ldr.w Rt,[Rn,#imm] */ | |
0d39a070 | 965 | && pv_is_register (regs[bits (insn, 0, 3)], ARM_SP_REGNUM)) |
ec3d575a | 966 | /* Similarly ignore single loads from the stack. */ |
0d39a070 | 967 | ; |
ec3d575a UW |
968 | |
969 | else if ((insn & 0xfbf0) == 0xf100 /* add.w Rd, Rn, #imm */ | |
970 | && (inst2 & 0x8000) == 0x0000) | |
971 | { | |
972 | unsigned int imm = ((bits (insn, 10, 10) << 11) | |
973 | | (bits (inst2, 12, 14) << 8) | |
974 | | bits (inst2, 0, 7)); | |
975 | ||
976 | regs[bits (inst2, 8, 11)] | |
977 | = pv_add_constant (regs[bits (insn, 0, 3)], | |
978 | thumb_expand_immediate (imm)); | |
979 | } | |
980 | ||
981 | else if ((insn & 0xfbf0) == 0xf200 /* addw Rd, Rn, #imm */ | |
982 | && (inst2 & 0x8000) == 0x0000) | |
0d39a070 | 983 | { |
ec3d575a UW |
984 | unsigned int imm = ((bits (insn, 10, 10) << 11) |
985 | | (bits (inst2, 12, 14) << 8) | |
986 | | bits (inst2, 0, 7)); | |
987 | ||
988 | regs[bits (inst2, 8, 11)] | |
989 | = pv_add_constant (regs[bits (insn, 0, 3)], imm); | |
990 | } | |
991 | ||
992 | else if ((insn & 0xfbf0) == 0xf1a0 /* sub.w Rd, Rn, #imm */ | |
993 | && (inst2 & 0x8000) == 0x0000) | |
994 | { | |
995 | unsigned int imm = ((bits (insn, 10, 10) << 11) | |
996 | | (bits (inst2, 12, 14) << 8) | |
997 | | bits (inst2, 0, 7)); | |
998 | ||
999 | regs[bits (inst2, 8, 11)] | |
1000 | = pv_add_constant (regs[bits (insn, 0, 3)], | |
1001 | - (CORE_ADDR) thumb_expand_immediate (imm)); | |
1002 | } | |
1003 | ||
1004 | else if ((insn & 0xfbf0) == 0xf2a0 /* subw Rd, Rn, #imm */ | |
1005 | && (inst2 & 0x8000) == 0x0000) | |
1006 | { | |
1007 | unsigned int imm = ((bits (insn, 10, 10) << 11) | |
1008 | | (bits (inst2, 12, 14) << 8) | |
1009 | | bits (inst2, 0, 7)); | |
1010 | ||
1011 | regs[bits (inst2, 8, 11)] | |
1012 | = pv_add_constant (regs[bits (insn, 0, 3)], - (CORE_ADDR) imm); | |
1013 | } | |
1014 | ||
1015 | else if ((insn & 0xfbff) == 0xf04f) /* mov.w Rd, #const */ | |
1016 | { | |
1017 | unsigned int imm = ((bits (insn, 10, 10) << 11) | |
1018 | | (bits (inst2, 12, 14) << 8) | |
1019 | | bits (inst2, 0, 7)); | |
1020 | ||
1021 | regs[bits (inst2, 8, 11)] | |
1022 | = pv_constant (thumb_expand_immediate (imm)); | |
1023 | } | |
1024 | ||
1025 | else if ((insn & 0xfbf0) == 0xf240) /* movw Rd, #const */ | |
1026 | { | |
621c6d5b YQ |
1027 | unsigned int imm |
1028 | = EXTRACT_MOVW_MOVT_IMM_T (insn, inst2); | |
ec3d575a UW |
1029 | |
1030 | regs[bits (inst2, 8, 11)] = pv_constant (imm); | |
1031 | } | |
1032 | ||
1033 | else if (insn == 0xea5f /* mov.w Rd,Rm */ | |
1034 | && (inst2 & 0xf0f0) == 0) | |
1035 | { | |
1036 | int dst_reg = (inst2 & 0x0f00) >> 8; | |
1037 | int src_reg = inst2 & 0xf; | |
1038 | regs[dst_reg] = regs[src_reg]; | |
1039 | } | |
1040 | ||
1041 | else if ((insn & 0xff7f) == 0xf85f) /* ldr.w Rt,<label> */ | |
1042 | { | |
1043 | /* Constant pool loads. */ | |
1044 | unsigned int constant; | |
1045 | CORE_ADDR loc; | |
1046 | ||
1047 | offset = bits (insn, 0, 11); | |
1048 | if (insn & 0x0080) | |
1049 | loc = start + 4 + offset; | |
1050 | else | |
1051 | loc = start + 4 - offset; | |
1052 | ||
1053 | constant = read_memory_unsigned_integer (loc, 4, byte_order); | |
1054 | regs[bits (inst2, 12, 15)] = pv_constant (constant); | |
1055 | } | |
1056 | ||
1057 | else if ((insn & 0xff7f) == 0xe95f) /* ldrd Rt,Rt2,<label> */ | |
1058 | { | |
1059 | /* Constant pool loads. */ | |
1060 | unsigned int constant; | |
1061 | CORE_ADDR loc; | |
1062 | ||
1063 | offset = bits (insn, 0, 7) << 2; | |
1064 | if (insn & 0x0080) | |
1065 | loc = start + 4 + offset; | |
1066 | else | |
1067 | loc = start + 4 - offset; | |
1068 | ||
1069 | constant = read_memory_unsigned_integer (loc, 4, byte_order); | |
1070 | regs[bits (inst2, 12, 15)] = pv_constant (constant); | |
1071 | ||
1072 | constant = read_memory_unsigned_integer (loc + 4, 4, byte_order); | |
1073 | regs[bits (inst2, 8, 11)] = pv_constant (constant); | |
1074 | } | |
1075 | ||
1076 | else if (thumb2_instruction_changes_pc (insn, inst2)) | |
1077 | { | |
1078 | /* Don't scan past anything that might change control flow. */ | |
0d39a070 DJ |
1079 | break; |
1080 | } | |
ec3d575a UW |
1081 | else |
1082 | { | |
1083 | /* The optimizer might shove anything into the prologue, | |
1084 | so we just skip what we don't recognize. */ | |
1085 | unrecognized_pc = start; | |
1086 | } | |
0d39a070 DJ |
1087 | |
1088 | start += 2; | |
1089 | } | |
ec3d575a | 1090 | else if (thumb_instruction_changes_pc (insn)) |
3d74b771 | 1091 | { |
ec3d575a | 1092 | /* Don't scan past anything that might change control flow. */ |
da3c6d4a | 1093 | break; |
3d74b771 | 1094 | } |
ec3d575a UW |
1095 | else |
1096 | { | |
1097 | /* The optimizer might shove anything into the prologue, | |
1098 | so we just skip what we don't recognize. */ | |
1099 | unrecognized_pc = start; | |
1100 | } | |
29d73ae4 DJ |
1101 | |
1102 | start += 2; | |
c906108c SS |
1103 | } |
1104 | ||
0d39a070 DJ |
1105 | if (arm_debug) |
1106 | fprintf_unfiltered (gdb_stdlog, "Prologue scan stopped at %s\n", | |
1107 | paddress (gdbarch, start)); | |
1108 | ||
ec3d575a UW |
1109 | if (unrecognized_pc == 0) |
1110 | unrecognized_pc = start; | |
1111 | ||
29d73ae4 DJ |
1112 | if (cache == NULL) |
1113 | { | |
1114 | do_cleanups (back_to); | |
ec3d575a | 1115 | return unrecognized_pc; |
29d73ae4 DJ |
1116 | } |
1117 | ||
29d73ae4 DJ |
1118 | if (pv_is_register (regs[ARM_FP_REGNUM], ARM_SP_REGNUM)) |
1119 | { | |
1120 | /* Frame pointer is fp. Frame size is constant. */ | |
1121 | cache->framereg = ARM_FP_REGNUM; | |
1122 | cache->framesize = -regs[ARM_FP_REGNUM].k; | |
1123 | } | |
1124 | else if (pv_is_register (regs[THUMB_FP_REGNUM], ARM_SP_REGNUM)) | |
1125 | { | |
1126 | /* Frame pointer is r7. Frame size is constant. */ | |
1127 | cache->framereg = THUMB_FP_REGNUM; | |
1128 | cache->framesize = -regs[THUMB_FP_REGNUM].k; | |
1129 | } | |
1130 | else if (pv_is_register (regs[ARM_SP_REGNUM], ARM_SP_REGNUM)) | |
1131 | { | |
1132 | /* Try the stack pointer... this is a bit desperate. */ | |
1133 | cache->framereg = ARM_SP_REGNUM; | |
1134 | cache->framesize = -regs[ARM_SP_REGNUM].k; | |
1135 | } | |
1136 | else | |
1137 | { | |
1138 | /* We're just out of luck. We don't know where the frame is. */ | |
1139 | cache->framereg = -1; | |
1140 | cache->framesize = 0; | |
1141 | } | |
1142 | ||
1143 | for (i = 0; i < 16; i++) | |
1144 | if (pv_area_find_reg (stack, gdbarch, i, &offset)) | |
1145 | cache->saved_regs[i].addr = offset; | |
1146 | ||
1147 | do_cleanups (back_to); | |
ec3d575a | 1148 | return unrecognized_pc; |
c906108c SS |
1149 | } |
1150 | ||
621c6d5b YQ |
1151 | |
1152 | /* Try to analyze the instructions starting from PC, which load symbol | |
1153 | __stack_chk_guard. Return the address of instruction after loading this | |
1154 | symbol, set the dest register number to *BASEREG, and set the size of | |
1155 | instructions for loading symbol in OFFSET. Return 0 if instructions are | |
1156 | not recognized. */ | |
1157 | ||
1158 | static CORE_ADDR | |
1159 | arm_analyze_load_stack_chk_guard(CORE_ADDR pc, struct gdbarch *gdbarch, | |
1160 | unsigned int *destreg, int *offset) | |
1161 | { | |
1162 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
1163 | int is_thumb = arm_pc_is_thumb (gdbarch, pc); | |
1164 | unsigned int low, high, address; | |
1165 | ||
1166 | address = 0; | |
1167 | if (is_thumb) | |
1168 | { | |
1169 | unsigned short insn1 | |
1170 | = read_memory_unsigned_integer (pc, 2, byte_order_for_code); | |
1171 | ||
1172 | if ((insn1 & 0xf800) == 0x4800) /* ldr Rd, #immed */ | |
1173 | { | |
1174 | *destreg = bits (insn1, 8, 10); | |
1175 | *offset = 2; | |
1176 | address = bits (insn1, 0, 7); | |
1177 | } | |
1178 | else if ((insn1 & 0xfbf0) == 0xf240) /* movw Rd, #const */ | |
1179 | { | |
1180 | unsigned short insn2 | |
1181 | = read_memory_unsigned_integer (pc + 2, 2, byte_order_for_code); | |
1182 | ||
1183 | low = EXTRACT_MOVW_MOVT_IMM_T (insn1, insn2); | |
1184 | ||
1185 | insn1 | |
1186 | = read_memory_unsigned_integer (pc + 4, 2, byte_order_for_code); | |
1187 | insn2 | |
1188 | = read_memory_unsigned_integer (pc + 6, 2, byte_order_for_code); | |
1189 | ||
1190 | /* movt Rd, #const */ | |
1191 | if ((insn1 & 0xfbc0) == 0xf2c0) | |
1192 | { | |
1193 | high = EXTRACT_MOVW_MOVT_IMM_T (insn1, insn2); | |
1194 | *destreg = bits (insn2, 8, 11); | |
1195 | *offset = 8; | |
1196 | address = (high << 16 | low); | |
1197 | } | |
1198 | } | |
1199 | } | |
1200 | else | |
1201 | { | |
2e9e421f UW |
1202 | unsigned int insn |
1203 | = read_memory_unsigned_integer (pc, 4, byte_order_for_code); | |
1204 | ||
1205 | if ((insn & 0x0e5f0000) == 0x041f0000) /* ldr Rd, #immed */ | |
1206 | { | |
1207 | address = bits (insn, 0, 11); | |
1208 | *destreg = bits (insn, 12, 15); | |
1209 | *offset = 4; | |
1210 | } | |
1211 | else if ((insn & 0x0ff00000) == 0x03000000) /* movw Rd, #const */ | |
1212 | { | |
1213 | low = EXTRACT_MOVW_MOVT_IMM_A (insn); | |
1214 | ||
1215 | insn | |
1216 | = read_memory_unsigned_integer (pc + 4, 4, byte_order_for_code); | |
1217 | ||
1218 | if ((insn & 0x0ff00000) == 0x03400000) /* movt Rd, #const */ | |
1219 | { | |
1220 | high = EXTRACT_MOVW_MOVT_IMM_A (insn); | |
1221 | *destreg = bits (insn, 12, 15); | |
1222 | *offset = 8; | |
1223 | address = (high << 16 | low); | |
1224 | } | |
1225 | } | |
621c6d5b YQ |
1226 | } |
1227 | ||
1228 | return address; | |
1229 | } | |
1230 | ||
1231 | /* Try to skip a sequence of instructions used for stack protector. If PC | |
0963b4bd MS |
1232 | points to the first instruction of this sequence, return the address of |
1233 | first instruction after this sequence, otherwise, return original PC. | |
621c6d5b YQ |
1234 | |
1235 | On arm, this sequence of instructions is composed of mainly three steps, | |
1236 | Step 1: load symbol __stack_chk_guard, | |
1237 | Step 2: load from address of __stack_chk_guard, | |
1238 | Step 3: store it to somewhere else. | |
1239 | ||
1240 | Usually, instructions on step 2 and step 3 are the same on various ARM | |
1241 | architectures. On step 2, it is one instruction 'ldr Rx, [Rn, #0]', and | |
1242 | on step 3, it is also one instruction 'str Rx, [r7, #immd]'. However, | |
1243 | instructions in step 1 vary from different ARM architectures. On ARMv7, | |
1244 | they are, | |
1245 | ||
1246 | movw Rn, #:lower16:__stack_chk_guard | |
1247 | movt Rn, #:upper16:__stack_chk_guard | |
1248 | ||
1249 | On ARMv5t, it is, | |
1250 | ||
1251 | ldr Rn, .Label | |
1252 | .... | |
1253 | .Lable: | |
1254 | .word __stack_chk_guard | |
1255 | ||
1256 | Since ldr/str is a very popular instruction, we can't use them as | |
1257 | 'fingerprint' or 'signature' of stack protector sequence. Here we choose | |
1258 | sequence {movw/movt, ldr}/ldr/str plus symbol __stack_chk_guard, if not | |
1259 | stripped, as the 'fingerprint' of a stack protector cdoe sequence. */ | |
1260 | ||
1261 | static CORE_ADDR | |
1262 | arm_skip_stack_protector(CORE_ADDR pc, struct gdbarch *gdbarch) | |
1263 | { | |
1264 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
1265 | unsigned int address, basereg; | |
1266 | struct minimal_symbol *stack_chk_guard; | |
1267 | int offset; | |
1268 | int is_thumb = arm_pc_is_thumb (gdbarch, pc); | |
1269 | CORE_ADDR addr; | |
1270 | ||
1271 | /* Try to parse the instructions in Step 1. */ | |
1272 | addr = arm_analyze_load_stack_chk_guard (pc, gdbarch, | |
1273 | &basereg, &offset); | |
1274 | if (!addr) | |
1275 | return pc; | |
1276 | ||
1277 | stack_chk_guard = lookup_minimal_symbol_by_pc (addr); | |
1278 | /* If name of symbol doesn't start with '__stack_chk_guard', this | |
1279 | instruction sequence is not for stack protector. If symbol is | |
1280 | removed, we conservatively think this sequence is for stack protector. */ | |
1281 | if (stack_chk_guard | |
1282 | && strcmp (SYMBOL_LINKAGE_NAME(stack_chk_guard), "__stack_chk_guard")) | |
1283 | return pc; | |
1284 | ||
1285 | if (is_thumb) | |
1286 | { | |
1287 | unsigned int destreg; | |
1288 | unsigned short insn | |
1289 | = read_memory_unsigned_integer (pc + offset, 2, byte_order_for_code); | |
1290 | ||
1291 | /* Step 2: ldr Rd, [Rn, #immed], encoding T1. */ | |
1292 | if ((insn & 0xf800) != 0x6800) | |
1293 | return pc; | |
1294 | if (bits (insn, 3, 5) != basereg) | |
1295 | return pc; | |
1296 | destreg = bits (insn, 0, 2); | |
1297 | ||
1298 | insn = read_memory_unsigned_integer (pc + offset + 2, 2, | |
1299 | byte_order_for_code); | |
1300 | /* Step 3: str Rd, [Rn, #immed], encoding T1. */ | |
1301 | if ((insn & 0xf800) != 0x6000) | |
1302 | return pc; | |
1303 | if (destreg != bits (insn, 0, 2)) | |
1304 | return pc; | |
1305 | } | |
1306 | else | |
1307 | { | |
1308 | unsigned int destreg; | |
1309 | unsigned int insn | |
1310 | = read_memory_unsigned_integer (pc + offset, 4, byte_order_for_code); | |
1311 | ||
1312 | /* Step 2: ldr Rd, [Rn, #immed], encoding A1. */ | |
1313 | if ((insn & 0x0e500000) != 0x04100000) | |
1314 | return pc; | |
1315 | if (bits (insn, 16, 19) != basereg) | |
1316 | return pc; | |
1317 | destreg = bits (insn, 12, 15); | |
1318 | /* Step 3: str Rd, [Rn, #immed], encoding A1. */ | |
1319 | insn = read_memory_unsigned_integer (pc + offset + 4, | |
1320 | 4, byte_order_for_code); | |
1321 | if ((insn & 0x0e500000) != 0x04000000) | |
1322 | return pc; | |
1323 | if (bits (insn, 12, 15) != destreg) | |
1324 | return pc; | |
1325 | } | |
1326 | /* The size of total two instructions ldr/str is 4 on Thumb-2, while 8 | |
1327 | on arm. */ | |
1328 | if (is_thumb) | |
1329 | return pc + offset + 4; | |
1330 | else | |
1331 | return pc + offset + 8; | |
1332 | } | |
1333 | ||
da3c6d4a MS |
1334 | /* Advance the PC across any function entry prologue instructions to |
1335 | reach some "real" code. | |
34e8f22d RE |
1336 | |
1337 | The APCS (ARM Procedure Call Standard) defines the following | |
ed9a39eb | 1338 | prologue: |
c906108c | 1339 | |
c5aa993b JM |
1340 | mov ip, sp |
1341 | [stmfd sp!, {a1,a2,a3,a4}] | |
1342 | stmfd sp!, {...,fp,ip,lr,pc} | |
ed9a39eb JM |
1343 | [stfe f7, [sp, #-12]!] |
1344 | [stfe f6, [sp, #-12]!] | |
1345 | [stfe f5, [sp, #-12]!] | |
1346 | [stfe f4, [sp, #-12]!] | |
0963b4bd | 1347 | sub fp, ip, #nn @@ nn == 20 or 4 depending on second insn. */ |
c906108c | 1348 | |
34e8f22d | 1349 | static CORE_ADDR |
6093d2eb | 1350 | arm_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc) |
c906108c | 1351 | { |
e17a4113 | 1352 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); |
c906108c SS |
1353 | unsigned long inst; |
1354 | CORE_ADDR skip_pc; | |
a89fea3c | 1355 | CORE_ADDR func_addr, limit_pc; |
c906108c SS |
1356 | struct symtab_and_line sal; |
1357 | ||
a89fea3c JL |
1358 | /* See if we can determine the end of the prologue via the symbol table. |
1359 | If so, then return either PC, or the PC after the prologue, whichever | |
1360 | is greater. */ | |
1361 | if (find_pc_partial_function (pc, NULL, &func_addr, NULL)) | |
c906108c | 1362 | { |
d80b854b UW |
1363 | CORE_ADDR post_prologue_pc |
1364 | = skip_prologue_using_sal (gdbarch, func_addr); | |
0d39a070 DJ |
1365 | struct symtab *s = find_pc_symtab (func_addr); |
1366 | ||
621c6d5b YQ |
1367 | if (post_prologue_pc) |
1368 | post_prologue_pc | |
1369 | = arm_skip_stack_protector (post_prologue_pc, gdbarch); | |
1370 | ||
1371 | ||
0d39a070 DJ |
1372 | /* GCC always emits a line note before the prologue and another |
1373 | one after, even if the two are at the same address or on the | |
1374 | same line. Take advantage of this so that we do not need to | |
1375 | know every instruction that might appear in the prologue. We | |
1376 | will have producer information for most binaries; if it is | |
1377 | missing (e.g. for -gstabs), assuming the GNU tools. */ | |
1378 | if (post_prologue_pc | |
1379 | && (s == NULL | |
1380 | || s->producer == NULL | |
1381 | || strncmp (s->producer, "GNU ", sizeof ("GNU ") - 1) == 0)) | |
1382 | return post_prologue_pc; | |
1383 | ||
a89fea3c | 1384 | if (post_prologue_pc != 0) |
0d39a070 DJ |
1385 | { |
1386 | CORE_ADDR analyzed_limit; | |
1387 | ||
1388 | /* For non-GCC compilers, make sure the entire line is an | |
1389 | acceptable prologue; GDB will round this function's | |
1390 | return value up to the end of the following line so we | |
1391 | can not skip just part of a line (and we do not want to). | |
1392 | ||
1393 | RealView does not treat the prologue specially, but does | |
1394 | associate prologue code with the opening brace; so this | |
1395 | lets us skip the first line if we think it is the opening | |
1396 | brace. */ | |
9779414d | 1397 | if (arm_pc_is_thumb (gdbarch, func_addr)) |
0d39a070 DJ |
1398 | analyzed_limit = thumb_analyze_prologue (gdbarch, func_addr, |
1399 | post_prologue_pc, NULL); | |
1400 | else | |
1401 | analyzed_limit = arm_analyze_prologue (gdbarch, func_addr, | |
1402 | post_prologue_pc, NULL); | |
1403 | ||
1404 | if (analyzed_limit != post_prologue_pc) | |
1405 | return func_addr; | |
1406 | ||
1407 | return post_prologue_pc; | |
1408 | } | |
c906108c SS |
1409 | } |
1410 | ||
a89fea3c JL |
1411 | /* Can't determine prologue from the symbol table, need to examine |
1412 | instructions. */ | |
c906108c | 1413 | |
a89fea3c JL |
1414 | /* Find an upper limit on the function prologue using the debug |
1415 | information. If the debug information could not be used to provide | |
1416 | that bound, then use an arbitrary large number as the upper bound. */ | |
0963b4bd | 1417 | /* Like arm_scan_prologue, stop no later than pc + 64. */ |
d80b854b | 1418 | limit_pc = skip_prologue_using_sal (gdbarch, pc); |
a89fea3c JL |
1419 | if (limit_pc == 0) |
1420 | limit_pc = pc + 64; /* Magic. */ | |
1421 | ||
c906108c | 1422 | |
29d73ae4 | 1423 | /* Check if this is Thumb code. */ |
9779414d | 1424 | if (arm_pc_is_thumb (gdbarch, pc)) |
a89fea3c | 1425 | return thumb_analyze_prologue (gdbarch, pc, limit_pc, NULL); |
29d73ae4 | 1426 | |
a89fea3c | 1427 | for (skip_pc = pc; skip_pc < limit_pc; skip_pc += 4) |
f43845b3 | 1428 | { |
e17a4113 | 1429 | inst = read_memory_unsigned_integer (skip_pc, 4, byte_order_for_code); |
9d4fde75 | 1430 | |
b8d5e71d MS |
1431 | /* "mov ip, sp" is no longer a required part of the prologue. */ |
1432 | if (inst == 0xe1a0c00d) /* mov ip, sp */ | |
1433 | continue; | |
c906108c | 1434 | |
28cd8767 JG |
1435 | if ((inst & 0xfffff000) == 0xe28dc000) /* add ip, sp #n */ |
1436 | continue; | |
1437 | ||
1438 | if ((inst & 0xfffff000) == 0xe24dc000) /* sub ip, sp #n */ | |
1439 | continue; | |
1440 | ||
b8d5e71d MS |
1441 | /* Some prologues begin with "str lr, [sp, #-4]!". */ |
1442 | if (inst == 0xe52de004) /* str lr, [sp, #-4]! */ | |
1443 | continue; | |
c906108c | 1444 | |
b8d5e71d MS |
1445 | if ((inst & 0xfffffff0) == 0xe92d0000) /* stmfd sp!,{a1,a2,a3,a4} */ |
1446 | continue; | |
c906108c | 1447 | |
b8d5e71d MS |
1448 | if ((inst & 0xfffff800) == 0xe92dd800) /* stmfd sp!,{fp,ip,lr,pc} */ |
1449 | continue; | |
11d3b27d | 1450 | |
b8d5e71d MS |
1451 | /* Any insns after this point may float into the code, if it makes |
1452 | for better instruction scheduling, so we skip them only if we | |
1453 | find them, but still consider the function to be frame-ful. */ | |
f43845b3 | 1454 | |
b8d5e71d MS |
1455 | /* We may have either one sfmfd instruction here, or several stfe |
1456 | insns, depending on the version of floating point code we | |
1457 | support. */ | |
1458 | if ((inst & 0xffbf0fff) == 0xec2d0200) /* sfmfd fn, <cnt>, [sp]! */ | |
1459 | continue; | |
1460 | ||
1461 | if ((inst & 0xffff8fff) == 0xed6d0103) /* stfe fn, [sp, #-12]! */ | |
1462 | continue; | |
1463 | ||
1464 | if ((inst & 0xfffff000) == 0xe24cb000) /* sub fp, ip, #nn */ | |
1465 | continue; | |
1466 | ||
1467 | if ((inst & 0xfffff000) == 0xe24dd000) /* sub sp, sp, #nn */ | |
1468 | continue; | |
1469 | ||
f8bf5763 PM |
1470 | if ((inst & 0xffffc000) == 0xe54b0000 /* strb r(0123),[r11,#-nn] */ |
1471 | || (inst & 0xffffc0f0) == 0xe14b00b0 /* strh r(0123),[r11,#-nn] */ | |
1472 | || (inst & 0xffffc000) == 0xe50b0000) /* str r(0123),[r11,#-nn] */ | |
b8d5e71d MS |
1473 | continue; |
1474 | ||
f8bf5763 PM |
1475 | if ((inst & 0xffffc000) == 0xe5cd0000 /* strb r(0123),[sp,#nn] */ |
1476 | || (inst & 0xffffc0f0) == 0xe1cd00b0 /* strh r(0123),[sp,#nn] */ | |
1477 | || (inst & 0xffffc000) == 0xe58d0000) /* str r(0123),[sp,#nn] */ | |
b8d5e71d MS |
1478 | continue; |
1479 | ||
1480 | /* Un-recognized instruction; stop scanning. */ | |
1481 | break; | |
f43845b3 | 1482 | } |
c906108c | 1483 | |
0963b4bd | 1484 | return skip_pc; /* End of prologue. */ |
c906108c | 1485 | } |
94c30b78 | 1486 | |
c5aa993b | 1487 | /* *INDENT-OFF* */ |
c906108c SS |
1488 | /* Function: thumb_scan_prologue (helper function for arm_scan_prologue) |
1489 | This function decodes a Thumb function prologue to determine: | |
1490 | 1) the size of the stack frame | |
1491 | 2) which registers are saved on it | |
1492 | 3) the offsets of saved regs | |
1493 | 4) the offset from the stack pointer to the frame pointer | |
c906108c | 1494 | |
da59e081 JM |
1495 | A typical Thumb function prologue would create this stack frame |
1496 | (offsets relative to FP) | |
c906108c SS |
1497 | old SP -> 24 stack parameters |
1498 | 20 LR | |
1499 | 16 R7 | |
1500 | R7 -> 0 local variables (16 bytes) | |
1501 | SP -> -12 additional stack space (12 bytes) | |
1502 | The frame size would thus be 36 bytes, and the frame offset would be | |
0963b4bd | 1503 | 12 bytes. The frame register is R7. |
da59e081 | 1504 | |
da3c6d4a MS |
1505 | The comments for thumb_skip_prolog() describe the algorithm we use |
1506 | to detect the end of the prolog. */ | |
c5aa993b JM |
1507 | /* *INDENT-ON* */ |
1508 | ||
c906108c | 1509 | static void |
be8626e0 | 1510 | thumb_scan_prologue (struct gdbarch *gdbarch, CORE_ADDR prev_pc, |
b39cc962 | 1511 | CORE_ADDR block_addr, struct arm_prologue_cache *cache) |
c906108c SS |
1512 | { |
1513 | CORE_ADDR prologue_start; | |
1514 | CORE_ADDR prologue_end; | |
1515 | CORE_ADDR current_pc; | |
c906108c | 1516 | |
b39cc962 DJ |
1517 | if (find_pc_partial_function (block_addr, NULL, &prologue_start, |
1518 | &prologue_end)) | |
c906108c | 1519 | { |
ec3d575a UW |
1520 | /* See comment in arm_scan_prologue for an explanation of |
1521 | this heuristics. */ | |
1522 | if (prologue_end > prologue_start + 64) | |
1523 | { | |
1524 | prologue_end = prologue_start + 64; | |
1525 | } | |
c906108c SS |
1526 | } |
1527 | else | |
f7060f85 DJ |
1528 | /* We're in the boondocks: we have no idea where the start of the |
1529 | function is. */ | |
1530 | return; | |
c906108c | 1531 | |
eb5492fa | 1532 | prologue_end = min (prologue_end, prev_pc); |
c906108c | 1533 | |
be8626e0 | 1534 | thumb_analyze_prologue (gdbarch, prologue_start, prologue_end, cache); |
c906108c SS |
1535 | } |
1536 | ||
0d39a070 | 1537 | /* Return 1 if THIS_INSTR might change control flow, 0 otherwise. */ |
c906108c | 1538 | |
0d39a070 DJ |
1539 | static int |
1540 | arm_instruction_changes_pc (uint32_t this_instr) | |
c906108c | 1541 | { |
0d39a070 DJ |
1542 | if (bits (this_instr, 28, 31) == INST_NV) |
1543 | /* Unconditional instructions. */ | |
1544 | switch (bits (this_instr, 24, 27)) | |
1545 | { | |
1546 | case 0xa: | |
1547 | case 0xb: | |
1548 | /* Branch with Link and change to Thumb. */ | |
1549 | return 1; | |
1550 | case 0xc: | |
1551 | case 0xd: | |
1552 | case 0xe: | |
1553 | /* Coprocessor register transfer. */ | |
1554 | if (bits (this_instr, 12, 15) == 15) | |
1555 | error (_("Invalid update to pc in instruction")); | |
1556 | return 0; | |
1557 | default: | |
1558 | return 0; | |
1559 | } | |
1560 | else | |
1561 | switch (bits (this_instr, 25, 27)) | |
1562 | { | |
1563 | case 0x0: | |
1564 | if (bits (this_instr, 23, 24) == 2 && bit (this_instr, 20) == 0) | |
1565 | { | |
1566 | /* Multiplies and extra load/stores. */ | |
1567 | if (bit (this_instr, 4) == 1 && bit (this_instr, 7) == 1) | |
1568 | /* Neither multiplies nor extension load/stores are allowed | |
1569 | to modify PC. */ | |
1570 | return 0; | |
1571 | ||
1572 | /* Otherwise, miscellaneous instructions. */ | |
1573 | ||
1574 | /* BX <reg>, BXJ <reg>, BLX <reg> */ | |
1575 | if (bits (this_instr, 4, 27) == 0x12fff1 | |
1576 | || bits (this_instr, 4, 27) == 0x12fff2 | |
1577 | || bits (this_instr, 4, 27) == 0x12fff3) | |
1578 | return 1; | |
1579 | ||
1580 | /* Other miscellaneous instructions are unpredictable if they | |
1581 | modify PC. */ | |
1582 | return 0; | |
1583 | } | |
1584 | /* Data processing instruction. Fall through. */ | |
c906108c | 1585 | |
0d39a070 DJ |
1586 | case 0x1: |
1587 | if (bits (this_instr, 12, 15) == 15) | |
1588 | return 1; | |
1589 | else | |
1590 | return 0; | |
c906108c | 1591 | |
0d39a070 DJ |
1592 | case 0x2: |
1593 | case 0x3: | |
1594 | /* Media instructions and architecturally undefined instructions. */ | |
1595 | if (bits (this_instr, 25, 27) == 3 && bit (this_instr, 4) == 1) | |
1596 | return 0; | |
c906108c | 1597 | |
0d39a070 DJ |
1598 | /* Stores. */ |
1599 | if (bit (this_instr, 20) == 0) | |
1600 | return 0; | |
2a451106 | 1601 | |
0d39a070 DJ |
1602 | /* Loads. */ |
1603 | if (bits (this_instr, 12, 15) == ARM_PC_REGNUM) | |
1604 | return 1; | |
1605 | else | |
1606 | return 0; | |
2a451106 | 1607 | |
0d39a070 DJ |
1608 | case 0x4: |
1609 | /* Load/store multiple. */ | |
1610 | if (bit (this_instr, 20) == 1 && bit (this_instr, 15) == 1) | |
1611 | return 1; | |
1612 | else | |
1613 | return 0; | |
2a451106 | 1614 | |
0d39a070 DJ |
1615 | case 0x5: |
1616 | /* Branch and branch with link. */ | |
1617 | return 1; | |
2a451106 | 1618 | |
0d39a070 DJ |
1619 | case 0x6: |
1620 | case 0x7: | |
1621 | /* Coprocessor transfers or SWIs can not affect PC. */ | |
1622 | return 0; | |
eb5492fa | 1623 | |
0d39a070 | 1624 | default: |
9b20d036 | 1625 | internal_error (__FILE__, __LINE__, _("bad value in switch")); |
0d39a070 DJ |
1626 | } |
1627 | } | |
c906108c | 1628 | |
0d39a070 DJ |
1629 | /* Analyze an ARM mode prologue starting at PROLOGUE_START and |
1630 | continuing no further than PROLOGUE_END. If CACHE is non-NULL, | |
1631 | fill it in. Return the first address not recognized as a prologue | |
1632 | instruction. | |
eb5492fa | 1633 | |
0d39a070 DJ |
1634 | We recognize all the instructions typically found in ARM prologues, |
1635 | plus harmless instructions which can be skipped (either for analysis | |
1636 | purposes, or a more restrictive set that can be skipped when finding | |
1637 | the end of the prologue). */ | |
1638 | ||
1639 | static CORE_ADDR | |
1640 | arm_analyze_prologue (struct gdbarch *gdbarch, | |
1641 | CORE_ADDR prologue_start, CORE_ADDR prologue_end, | |
1642 | struct arm_prologue_cache *cache) | |
1643 | { | |
1644 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
1645 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
1646 | int regno; | |
1647 | CORE_ADDR offset, current_pc; | |
1648 | pv_t regs[ARM_FPS_REGNUM]; | |
1649 | struct pv_area *stack; | |
1650 | struct cleanup *back_to; | |
1651 | int framereg, framesize; | |
1652 | CORE_ADDR unrecognized_pc = 0; | |
1653 | ||
1654 | /* Search the prologue looking for instructions that set up the | |
96baa820 | 1655 | frame pointer, adjust the stack pointer, and save registers. |
ed9a39eb | 1656 | |
96baa820 JM |
1657 | Be careful, however, and if it doesn't look like a prologue, |
1658 | don't try to scan it. If, for instance, a frameless function | |
1659 | begins with stmfd sp!, then we will tell ourselves there is | |
b8d5e71d | 1660 | a frame, which will confuse stack traceback, as well as "finish" |
96baa820 | 1661 | and other operations that rely on a knowledge of the stack |
0d39a070 | 1662 | traceback. */ |
d4473757 | 1663 | |
4be43953 DJ |
1664 | for (regno = 0; regno < ARM_FPS_REGNUM; regno++) |
1665 | regs[regno] = pv_register (regno, 0); | |
55f960e1 | 1666 | stack = make_pv_area (ARM_SP_REGNUM, gdbarch_addr_bit (gdbarch)); |
4be43953 DJ |
1667 | back_to = make_cleanup_free_pv_area (stack); |
1668 | ||
94c30b78 MS |
1669 | for (current_pc = prologue_start; |
1670 | current_pc < prologue_end; | |
f43845b3 | 1671 | current_pc += 4) |
96baa820 | 1672 | { |
e17a4113 UW |
1673 | unsigned int insn |
1674 | = read_memory_unsigned_integer (current_pc, 4, byte_order_for_code); | |
9d4fde75 | 1675 | |
94c30b78 | 1676 | if (insn == 0xe1a0c00d) /* mov ip, sp */ |
f43845b3 | 1677 | { |
4be43953 | 1678 | regs[ARM_IP_REGNUM] = regs[ARM_SP_REGNUM]; |
28cd8767 JG |
1679 | continue; |
1680 | } | |
0d39a070 DJ |
1681 | else if ((insn & 0xfff00000) == 0xe2800000 /* add Rd, Rn, #n */ |
1682 | && pv_is_register (regs[bits (insn, 16, 19)], ARM_SP_REGNUM)) | |
28cd8767 JG |
1683 | { |
1684 | unsigned imm = insn & 0xff; /* immediate value */ | |
1685 | unsigned rot = (insn & 0xf00) >> 7; /* rotate amount */ | |
0d39a070 | 1686 | int rd = bits (insn, 12, 15); |
28cd8767 | 1687 | imm = (imm >> rot) | (imm << (32 - rot)); |
0d39a070 | 1688 | regs[rd] = pv_add_constant (regs[bits (insn, 16, 19)], imm); |
28cd8767 JG |
1689 | continue; |
1690 | } | |
0d39a070 DJ |
1691 | else if ((insn & 0xfff00000) == 0xe2400000 /* sub Rd, Rn, #n */ |
1692 | && pv_is_register (regs[bits (insn, 16, 19)], ARM_SP_REGNUM)) | |
28cd8767 JG |
1693 | { |
1694 | unsigned imm = insn & 0xff; /* immediate value */ | |
1695 | unsigned rot = (insn & 0xf00) >> 7; /* rotate amount */ | |
0d39a070 | 1696 | int rd = bits (insn, 12, 15); |
28cd8767 | 1697 | imm = (imm >> rot) | (imm << (32 - rot)); |
0d39a070 | 1698 | regs[rd] = pv_add_constant (regs[bits (insn, 16, 19)], -imm); |
f43845b3 MS |
1699 | continue; |
1700 | } | |
0963b4bd MS |
1701 | else if ((insn & 0xffff0fff) == 0xe52d0004) /* str Rd, |
1702 | [sp, #-4]! */ | |
f43845b3 | 1703 | { |
4be43953 DJ |
1704 | if (pv_area_store_would_trash (stack, regs[ARM_SP_REGNUM])) |
1705 | break; | |
1706 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], -4); | |
0d39a070 DJ |
1707 | pv_area_store (stack, regs[ARM_SP_REGNUM], 4, |
1708 | regs[bits (insn, 12, 15)]); | |
f43845b3 MS |
1709 | continue; |
1710 | } | |
1711 | else if ((insn & 0xffff0000) == 0xe92d0000) | |
d4473757 KB |
1712 | /* stmfd sp!, {..., fp, ip, lr, pc} |
1713 | or | |
1714 | stmfd sp!, {a1, a2, a3, a4} */ | |
c906108c | 1715 | { |
d4473757 | 1716 | int mask = insn & 0xffff; |
ed9a39eb | 1717 | |
4be43953 DJ |
1718 | if (pv_area_store_would_trash (stack, regs[ARM_SP_REGNUM])) |
1719 | break; | |
1720 | ||
94c30b78 | 1721 | /* Calculate offsets of saved registers. */ |
34e8f22d | 1722 | for (regno = ARM_PC_REGNUM; regno >= 0; regno--) |
d4473757 KB |
1723 | if (mask & (1 << regno)) |
1724 | { | |
0963b4bd MS |
1725 | regs[ARM_SP_REGNUM] |
1726 | = pv_add_constant (regs[ARM_SP_REGNUM], -4); | |
4be43953 | 1727 | pv_area_store (stack, regs[ARM_SP_REGNUM], 4, regs[regno]); |
d4473757 KB |
1728 | } |
1729 | } | |
0d39a070 DJ |
1730 | else if ((insn & 0xffff0000) == 0xe54b0000 /* strb rx,[r11,#-n] */ |
1731 | || (insn & 0xffff00f0) == 0xe14b00b0 /* strh rx,[r11,#-n] */ | |
f8bf5763 | 1732 | || (insn & 0xffffc000) == 0xe50b0000) /* str rx,[r11,#-n] */ |
b8d5e71d MS |
1733 | { |
1734 | /* No need to add this to saved_regs -- it's just an arg reg. */ | |
1735 | continue; | |
1736 | } | |
0d39a070 DJ |
1737 | else if ((insn & 0xffff0000) == 0xe5cd0000 /* strb rx,[sp,#n] */ |
1738 | || (insn & 0xffff00f0) == 0xe1cd00b0 /* strh rx,[sp,#n] */ | |
f8bf5763 | 1739 | || (insn & 0xffffc000) == 0xe58d0000) /* str rx,[sp,#n] */ |
f43845b3 MS |
1740 | { |
1741 | /* No need to add this to saved_regs -- it's just an arg reg. */ | |
1742 | continue; | |
1743 | } | |
0963b4bd MS |
1744 | else if ((insn & 0xfff00000) == 0xe8800000 /* stm Rn, |
1745 | { registers } */ | |
0d39a070 DJ |
1746 | && pv_is_register (regs[bits (insn, 16, 19)], ARM_SP_REGNUM)) |
1747 | { | |
1748 | /* No need to add this to saved_regs -- it's just arg regs. */ | |
1749 | continue; | |
1750 | } | |
d4473757 KB |
1751 | else if ((insn & 0xfffff000) == 0xe24cb000) /* sub fp, ip #n */ |
1752 | { | |
94c30b78 MS |
1753 | unsigned imm = insn & 0xff; /* immediate value */ |
1754 | unsigned rot = (insn & 0xf00) >> 7; /* rotate amount */ | |
d4473757 | 1755 | imm = (imm >> rot) | (imm << (32 - rot)); |
4be43953 | 1756 | regs[ARM_FP_REGNUM] = pv_add_constant (regs[ARM_IP_REGNUM], -imm); |
d4473757 KB |
1757 | } |
1758 | else if ((insn & 0xfffff000) == 0xe24dd000) /* sub sp, sp #n */ | |
1759 | { | |
94c30b78 MS |
1760 | unsigned imm = insn & 0xff; /* immediate value */ |
1761 | unsigned rot = (insn & 0xf00) >> 7; /* rotate amount */ | |
d4473757 | 1762 | imm = (imm >> rot) | (imm << (32 - rot)); |
4be43953 | 1763 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], -imm); |
d4473757 | 1764 | } |
0963b4bd MS |
1765 | else if ((insn & 0xffff7fff) == 0xed6d0103 /* stfe f?, |
1766 | [sp, -#c]! */ | |
2af46ca0 | 1767 | && gdbarch_tdep (gdbarch)->have_fpa_registers) |
d4473757 | 1768 | { |
4be43953 DJ |
1769 | if (pv_area_store_would_trash (stack, regs[ARM_SP_REGNUM])) |
1770 | break; | |
1771 | ||
1772 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], -12); | |
34e8f22d | 1773 | regno = ARM_F0_REGNUM + ((insn >> 12) & 0x07); |
4be43953 | 1774 | pv_area_store (stack, regs[ARM_SP_REGNUM], 12, regs[regno]); |
d4473757 | 1775 | } |
0963b4bd MS |
1776 | else if ((insn & 0xffbf0fff) == 0xec2d0200 /* sfmfd f0, 4, |
1777 | [sp!] */ | |
2af46ca0 | 1778 | && gdbarch_tdep (gdbarch)->have_fpa_registers) |
d4473757 KB |
1779 | { |
1780 | int n_saved_fp_regs; | |
1781 | unsigned int fp_start_reg, fp_bound_reg; | |
1782 | ||
4be43953 DJ |
1783 | if (pv_area_store_would_trash (stack, regs[ARM_SP_REGNUM])) |
1784 | break; | |
1785 | ||
94c30b78 | 1786 | if ((insn & 0x800) == 0x800) /* N0 is set */ |
96baa820 | 1787 | { |
d4473757 KB |
1788 | if ((insn & 0x40000) == 0x40000) /* N1 is set */ |
1789 | n_saved_fp_regs = 3; | |
1790 | else | |
1791 | n_saved_fp_regs = 1; | |
96baa820 | 1792 | } |
d4473757 | 1793 | else |
96baa820 | 1794 | { |
d4473757 KB |
1795 | if ((insn & 0x40000) == 0x40000) /* N1 is set */ |
1796 | n_saved_fp_regs = 2; | |
1797 | else | |
1798 | n_saved_fp_regs = 4; | |
96baa820 | 1799 | } |
d4473757 | 1800 | |
34e8f22d | 1801 | fp_start_reg = ARM_F0_REGNUM + ((insn >> 12) & 0x7); |
d4473757 KB |
1802 | fp_bound_reg = fp_start_reg + n_saved_fp_regs; |
1803 | for (; fp_start_reg < fp_bound_reg; fp_start_reg++) | |
96baa820 | 1804 | { |
4be43953 DJ |
1805 | regs[ARM_SP_REGNUM] = pv_add_constant (regs[ARM_SP_REGNUM], -12); |
1806 | pv_area_store (stack, regs[ARM_SP_REGNUM], 12, | |
1807 | regs[fp_start_reg++]); | |
96baa820 | 1808 | } |
c906108c | 1809 | } |
0d39a070 DJ |
1810 | else if ((insn & 0xff000000) == 0xeb000000 && cache == NULL) /* bl */ |
1811 | { | |
1812 | /* Allow some special function calls when skipping the | |
1813 | prologue; GCC generates these before storing arguments to | |
1814 | the stack. */ | |
1815 | CORE_ADDR dest = BranchDest (current_pc, insn); | |
1816 | ||
1817 | if (skip_prologue_function (dest)) | |
1818 | continue; | |
1819 | else | |
1820 | break; | |
1821 | } | |
d4473757 | 1822 | else if ((insn & 0xf0000000) != 0xe0000000) |
0963b4bd | 1823 | break; /* Condition not true, exit early. */ |
0d39a070 DJ |
1824 | else if (arm_instruction_changes_pc (insn)) |
1825 | /* Don't scan past anything that might change control flow. */ | |
1826 | break; | |
1827 | else if ((insn & 0xfe500000) == 0xe8100000) /* ldm */ | |
1828 | { | |
1829 | /* Ignore block loads from the stack, potentially copying | |
1830 | parameters from memory. */ | |
1831 | if (pv_is_register (regs[bits (insn, 16, 19)], ARM_SP_REGNUM)) | |
1832 | continue; | |
1833 | else | |
1834 | break; | |
1835 | } | |
1836 | else if ((insn & 0xfc500000) == 0xe4100000) | |
1837 | { | |
1838 | /* Similarly ignore single loads from the stack. */ | |
1839 | if (pv_is_register (regs[bits (insn, 16, 19)], ARM_SP_REGNUM)) | |
1840 | continue; | |
1841 | else | |
1842 | break; | |
1843 | } | |
1844 | else if ((insn & 0xffff0ff0) == 0xe1a00000) | |
1845 | /* MOV Rd, Rm. Skip register copies, i.e. saves to another | |
1846 | register instead of the stack. */ | |
d4473757 | 1847 | continue; |
0d39a070 DJ |
1848 | else |
1849 | { | |
1850 | /* The optimizer might shove anything into the prologue, | |
1851 | so we just skip what we don't recognize. */ | |
1852 | unrecognized_pc = current_pc; | |
1853 | continue; | |
1854 | } | |
c906108c SS |
1855 | } |
1856 | ||
0d39a070 DJ |
1857 | if (unrecognized_pc == 0) |
1858 | unrecognized_pc = current_pc; | |
1859 | ||
4be43953 DJ |
1860 | /* The frame size is just the distance from the frame register |
1861 | to the original stack pointer. */ | |
1862 | if (pv_is_register (regs[ARM_FP_REGNUM], ARM_SP_REGNUM)) | |
1863 | { | |
1864 | /* Frame pointer is fp. */ | |
0d39a070 DJ |
1865 | framereg = ARM_FP_REGNUM; |
1866 | framesize = -regs[ARM_FP_REGNUM].k; | |
4be43953 DJ |
1867 | } |
1868 | else if (pv_is_register (regs[ARM_SP_REGNUM], ARM_SP_REGNUM)) | |
1869 | { | |
1870 | /* Try the stack pointer... this is a bit desperate. */ | |
0d39a070 DJ |
1871 | framereg = ARM_SP_REGNUM; |
1872 | framesize = -regs[ARM_SP_REGNUM].k; | |
4be43953 | 1873 | } |
d4473757 | 1874 | else |
4be43953 DJ |
1875 | { |
1876 | /* We're just out of luck. We don't know where the frame is. */ | |
0d39a070 DJ |
1877 | framereg = -1; |
1878 | framesize = 0; | |
4be43953 DJ |
1879 | } |
1880 | ||
0d39a070 DJ |
1881 | if (cache) |
1882 | { | |
1883 | cache->framereg = framereg; | |
1884 | cache->framesize = framesize; | |
1885 | ||
1886 | for (regno = 0; regno < ARM_FPS_REGNUM; regno++) | |
1887 | if (pv_area_find_reg (stack, gdbarch, regno, &offset)) | |
1888 | cache->saved_regs[regno].addr = offset; | |
1889 | } | |
1890 | ||
1891 | if (arm_debug) | |
1892 | fprintf_unfiltered (gdb_stdlog, "Prologue scan stopped at %s\n", | |
1893 | paddress (gdbarch, unrecognized_pc)); | |
4be43953 DJ |
1894 | |
1895 | do_cleanups (back_to); | |
0d39a070 DJ |
1896 | return unrecognized_pc; |
1897 | } | |
1898 | ||
1899 | static void | |
1900 | arm_scan_prologue (struct frame_info *this_frame, | |
1901 | struct arm_prologue_cache *cache) | |
1902 | { | |
1903 | struct gdbarch *gdbarch = get_frame_arch (this_frame); | |
1904 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
1905 | int regno; | |
1906 | CORE_ADDR prologue_start, prologue_end, current_pc; | |
1907 | CORE_ADDR prev_pc = get_frame_pc (this_frame); | |
1908 | CORE_ADDR block_addr = get_frame_address_in_block (this_frame); | |
1909 | pv_t regs[ARM_FPS_REGNUM]; | |
1910 | struct pv_area *stack; | |
1911 | struct cleanup *back_to; | |
1912 | CORE_ADDR offset; | |
1913 | ||
1914 | /* Assume there is no frame until proven otherwise. */ | |
1915 | cache->framereg = ARM_SP_REGNUM; | |
1916 | cache->framesize = 0; | |
1917 | ||
1918 | /* Check for Thumb prologue. */ | |
1919 | if (arm_frame_is_thumb (this_frame)) | |
1920 | { | |
1921 | thumb_scan_prologue (gdbarch, prev_pc, block_addr, cache); | |
1922 | return; | |
1923 | } | |
1924 | ||
1925 | /* Find the function prologue. If we can't find the function in | |
1926 | the symbol table, peek in the stack frame to find the PC. */ | |
1927 | if (find_pc_partial_function (block_addr, NULL, &prologue_start, | |
1928 | &prologue_end)) | |
1929 | { | |
1930 | /* One way to find the end of the prologue (which works well | |
1931 | for unoptimized code) is to do the following: | |
1932 | ||
1933 | struct symtab_and_line sal = find_pc_line (prologue_start, 0); | |
1934 | ||
1935 | if (sal.line == 0) | |
1936 | prologue_end = prev_pc; | |
1937 | else if (sal.end < prologue_end) | |
1938 | prologue_end = sal.end; | |
1939 | ||
1940 | This mechanism is very accurate so long as the optimizer | |
1941 | doesn't move any instructions from the function body into the | |
1942 | prologue. If this happens, sal.end will be the last | |
1943 | instruction in the first hunk of prologue code just before | |
1944 | the first instruction that the scheduler has moved from | |
1945 | the body to the prologue. | |
1946 | ||
1947 | In order to make sure that we scan all of the prologue | |
1948 | instructions, we use a slightly less accurate mechanism which | |
1949 | may scan more than necessary. To help compensate for this | |
1950 | lack of accuracy, the prologue scanning loop below contains | |
1951 | several clauses which'll cause the loop to terminate early if | |
1952 | an implausible prologue instruction is encountered. | |
1953 | ||
1954 | The expression | |
1955 | ||
1956 | prologue_start + 64 | |
1957 | ||
1958 | is a suitable endpoint since it accounts for the largest | |
1959 | possible prologue plus up to five instructions inserted by | |
1960 | the scheduler. */ | |
1961 | ||
1962 | if (prologue_end > prologue_start + 64) | |
1963 | { | |
1964 | prologue_end = prologue_start + 64; /* See above. */ | |
1965 | } | |
1966 | } | |
1967 | else | |
1968 | { | |
1969 | /* We have no symbol information. Our only option is to assume this | |
1970 | function has a standard stack frame and the normal frame register. | |
1971 | Then, we can find the value of our frame pointer on entrance to | |
1972 | the callee (or at the present moment if this is the innermost frame). | |
1973 | The value stored there should be the address of the stmfd + 8. */ | |
1974 | CORE_ADDR frame_loc; | |
1975 | LONGEST return_value; | |
1976 | ||
1977 | frame_loc = get_frame_register_unsigned (this_frame, ARM_FP_REGNUM); | |
1978 | if (!safe_read_memory_integer (frame_loc, 4, byte_order, &return_value)) | |
1979 | return; | |
1980 | else | |
1981 | { | |
1982 | prologue_start = gdbarch_addr_bits_remove | |
1983 | (gdbarch, return_value) - 8; | |
1984 | prologue_end = prologue_start + 64; /* See above. */ | |
1985 | } | |
1986 | } | |
1987 | ||
1988 | if (prev_pc < prologue_end) | |
1989 | prologue_end = prev_pc; | |
1990 | ||
1991 | arm_analyze_prologue (gdbarch, prologue_start, prologue_end, cache); | |
c906108c SS |
1992 | } |
1993 | ||
eb5492fa | 1994 | static struct arm_prologue_cache * |
a262aec2 | 1995 | arm_make_prologue_cache (struct frame_info *this_frame) |
c906108c | 1996 | { |
eb5492fa DJ |
1997 | int reg; |
1998 | struct arm_prologue_cache *cache; | |
1999 | CORE_ADDR unwound_fp; | |
c5aa993b | 2000 | |
35d5d4ee | 2001 | cache = FRAME_OBSTACK_ZALLOC (struct arm_prologue_cache); |
a262aec2 | 2002 | cache->saved_regs = trad_frame_alloc_saved_regs (this_frame); |
c906108c | 2003 | |
a262aec2 | 2004 | arm_scan_prologue (this_frame, cache); |
848cfffb | 2005 | |
a262aec2 | 2006 | unwound_fp = get_frame_register_unsigned (this_frame, cache->framereg); |
eb5492fa DJ |
2007 | if (unwound_fp == 0) |
2008 | return cache; | |
c906108c | 2009 | |
4be43953 | 2010 | cache->prev_sp = unwound_fp + cache->framesize; |
c906108c | 2011 | |
eb5492fa DJ |
2012 | /* Calculate actual addresses of saved registers using offsets |
2013 | determined by arm_scan_prologue. */ | |
a262aec2 | 2014 | for (reg = 0; reg < gdbarch_num_regs (get_frame_arch (this_frame)); reg++) |
e28a332c | 2015 | if (trad_frame_addr_p (cache->saved_regs, reg)) |
eb5492fa DJ |
2016 | cache->saved_regs[reg].addr += cache->prev_sp; |
2017 | ||
2018 | return cache; | |
c906108c SS |
2019 | } |
2020 | ||
eb5492fa DJ |
2021 | /* Our frame ID for a normal frame is the current function's starting PC |
2022 | and the caller's SP when we were called. */ | |
c906108c | 2023 | |
148754e5 | 2024 | static void |
a262aec2 | 2025 | arm_prologue_this_id (struct frame_info *this_frame, |
eb5492fa DJ |
2026 | void **this_cache, |
2027 | struct frame_id *this_id) | |
c906108c | 2028 | { |
eb5492fa DJ |
2029 | struct arm_prologue_cache *cache; |
2030 | struct frame_id id; | |
2c404490 | 2031 | CORE_ADDR pc, func; |
f079148d | 2032 | |
eb5492fa | 2033 | if (*this_cache == NULL) |
a262aec2 | 2034 | *this_cache = arm_make_prologue_cache (this_frame); |
eb5492fa | 2035 | cache = *this_cache; |
2a451106 | 2036 | |
2c404490 DJ |
2037 | /* This is meant to halt the backtrace at "_start". */ |
2038 | pc = get_frame_pc (this_frame); | |
2039 | if (pc <= gdbarch_tdep (get_frame_arch (this_frame))->lowest_pc) | |
eb5492fa | 2040 | return; |
5a203e44 | 2041 | |
eb5492fa DJ |
2042 | /* If we've hit a wall, stop. */ |
2043 | if (cache->prev_sp == 0) | |
2044 | return; | |
24de872b | 2045 | |
0e9e9abd UW |
2046 | /* Use function start address as part of the frame ID. If we cannot |
2047 | identify the start address (due to missing symbol information), | |
2048 | fall back to just using the current PC. */ | |
2c404490 | 2049 | func = get_frame_func (this_frame); |
0e9e9abd UW |
2050 | if (!func) |
2051 | func = pc; | |
2052 | ||
eb5492fa | 2053 | id = frame_id_build (cache->prev_sp, func); |
eb5492fa | 2054 | *this_id = id; |
c906108c SS |
2055 | } |
2056 | ||
a262aec2 DJ |
2057 | static struct value * |
2058 | arm_prologue_prev_register (struct frame_info *this_frame, | |
eb5492fa | 2059 | void **this_cache, |
a262aec2 | 2060 | int prev_regnum) |
24de872b | 2061 | { |
24568a2c | 2062 | struct gdbarch *gdbarch = get_frame_arch (this_frame); |
24de872b DJ |
2063 | struct arm_prologue_cache *cache; |
2064 | ||
eb5492fa | 2065 | if (*this_cache == NULL) |
a262aec2 | 2066 | *this_cache = arm_make_prologue_cache (this_frame); |
eb5492fa | 2067 | cache = *this_cache; |
24de872b | 2068 | |
eb5492fa | 2069 | /* If we are asked to unwind the PC, then we need to return the LR |
b39cc962 DJ |
2070 | instead. The prologue may save PC, but it will point into this |
2071 | frame's prologue, not the next frame's resume location. Also | |
2072 | strip the saved T bit. A valid LR may have the low bit set, but | |
2073 | a valid PC never does. */ | |
eb5492fa | 2074 | if (prev_regnum == ARM_PC_REGNUM) |
b39cc962 DJ |
2075 | { |
2076 | CORE_ADDR lr; | |
2077 | ||
2078 | lr = frame_unwind_register_unsigned (this_frame, ARM_LR_REGNUM); | |
2079 | return frame_unwind_got_constant (this_frame, prev_regnum, | |
24568a2c | 2080 | arm_addr_bits_remove (gdbarch, lr)); |
b39cc962 | 2081 | } |
24de872b | 2082 | |
eb5492fa | 2083 | /* SP is generally not saved to the stack, but this frame is |
a262aec2 | 2084 | identified by the next frame's stack pointer at the time of the call. |
eb5492fa DJ |
2085 | The value was already reconstructed into PREV_SP. */ |
2086 | if (prev_regnum == ARM_SP_REGNUM) | |
a262aec2 | 2087 | return frame_unwind_got_constant (this_frame, prev_regnum, cache->prev_sp); |
eb5492fa | 2088 | |
b39cc962 DJ |
2089 | /* The CPSR may have been changed by the call instruction and by the |
2090 | called function. The only bit we can reconstruct is the T bit, | |
2091 | by checking the low bit of LR as of the call. This is a reliable | |
2092 | indicator of Thumb-ness except for some ARM v4T pre-interworking | |
2093 | Thumb code, which could get away with a clear low bit as long as | |
2094 | the called function did not use bx. Guess that all other | |
2095 | bits are unchanged; the condition flags are presumably lost, | |
2096 | but the processor status is likely valid. */ | |
2097 | if (prev_regnum == ARM_PS_REGNUM) | |
2098 | { | |
2099 | CORE_ADDR lr, cpsr; | |
9779414d | 2100 | ULONGEST t_bit = arm_psr_thumb_bit (gdbarch); |
b39cc962 DJ |
2101 | |
2102 | cpsr = get_frame_register_unsigned (this_frame, prev_regnum); | |
2103 | lr = frame_unwind_register_unsigned (this_frame, ARM_LR_REGNUM); | |
2104 | if (IS_THUMB_ADDR (lr)) | |
9779414d | 2105 | cpsr |= t_bit; |
b39cc962 | 2106 | else |
9779414d | 2107 | cpsr &= ~t_bit; |
b39cc962 DJ |
2108 | return frame_unwind_got_constant (this_frame, prev_regnum, cpsr); |
2109 | } | |
2110 | ||
a262aec2 DJ |
2111 | return trad_frame_get_prev_register (this_frame, cache->saved_regs, |
2112 | prev_regnum); | |
eb5492fa DJ |
2113 | } |
2114 | ||
2115 | struct frame_unwind arm_prologue_unwind = { | |
2116 | NORMAL_FRAME, | |
2117 | arm_prologue_this_id, | |
a262aec2 DJ |
2118 | arm_prologue_prev_register, |
2119 | NULL, | |
2120 | default_frame_sniffer | |
eb5492fa DJ |
2121 | }; |
2122 | ||
0e9e9abd UW |
2123 | /* Maintain a list of ARM exception table entries per objfile, similar to the |
2124 | list of mapping symbols. We only cache entries for standard ARM-defined | |
2125 | personality routines; the cache will contain only the frame unwinding | |
2126 | instructions associated with the entry (not the descriptors). */ | |
2127 | ||
2128 | static const struct objfile_data *arm_exidx_data_key; | |
2129 | ||
2130 | struct arm_exidx_entry | |
2131 | { | |
2132 | bfd_vma addr; | |
2133 | gdb_byte *entry; | |
2134 | }; | |
2135 | typedef struct arm_exidx_entry arm_exidx_entry_s; | |
2136 | DEF_VEC_O(arm_exidx_entry_s); | |
2137 | ||
2138 | struct arm_exidx_data | |
2139 | { | |
2140 | VEC(arm_exidx_entry_s) **section_maps; | |
2141 | }; | |
2142 | ||
2143 | static void | |
2144 | arm_exidx_data_free (struct objfile *objfile, void *arg) | |
2145 | { | |
2146 | struct arm_exidx_data *data = arg; | |
2147 | unsigned int i; | |
2148 | ||
2149 | for (i = 0; i < objfile->obfd->section_count; i++) | |
2150 | VEC_free (arm_exidx_entry_s, data->section_maps[i]); | |
2151 | } | |
2152 | ||
2153 | static inline int | |
2154 | arm_compare_exidx_entries (const struct arm_exidx_entry *lhs, | |
2155 | const struct arm_exidx_entry *rhs) | |
2156 | { | |
2157 | return lhs->addr < rhs->addr; | |
2158 | } | |
2159 | ||
2160 | static struct obj_section * | |
2161 | arm_obj_section_from_vma (struct objfile *objfile, bfd_vma vma) | |
2162 | { | |
2163 | struct obj_section *osect; | |
2164 | ||
2165 | ALL_OBJFILE_OSECTIONS (objfile, osect) | |
2166 | if (bfd_get_section_flags (objfile->obfd, | |
2167 | osect->the_bfd_section) & SEC_ALLOC) | |
2168 | { | |
2169 | bfd_vma start, size; | |
2170 | start = bfd_get_section_vma (objfile->obfd, osect->the_bfd_section); | |
2171 | size = bfd_get_section_size (osect->the_bfd_section); | |
2172 | ||
2173 | if (start <= vma && vma < start + size) | |
2174 | return osect; | |
2175 | } | |
2176 | ||
2177 | return NULL; | |
2178 | } | |
2179 | ||
2180 | /* Parse contents of exception table and exception index sections | |
2181 | of OBJFILE, and fill in the exception table entry cache. | |
2182 | ||
2183 | For each entry that refers to a standard ARM-defined personality | |
2184 | routine, extract the frame unwinding instructions (from either | |
2185 | the index or the table section). The unwinding instructions | |
2186 | are normalized by: | |
2187 | - extracting them from the rest of the table data | |
2188 | - converting to host endianness | |
2189 | - appending the implicit 0xb0 ("Finish") code | |
2190 | ||
2191 | The extracted and normalized instructions are stored for later | |
2192 | retrieval by the arm_find_exidx_entry routine. */ | |
2193 | ||
2194 | static void | |
2195 | arm_exidx_new_objfile (struct objfile *objfile) | |
2196 | { | |
2197 | struct cleanup *cleanups = make_cleanup (null_cleanup, NULL); | |
2198 | struct arm_exidx_data *data; | |
2199 | asection *exidx, *extab; | |
2200 | bfd_vma exidx_vma = 0, extab_vma = 0; | |
2201 | bfd_size_type exidx_size = 0, extab_size = 0; | |
2202 | gdb_byte *exidx_data = NULL, *extab_data = NULL; | |
2203 | LONGEST i; | |
2204 | ||
2205 | /* If we've already touched this file, do nothing. */ | |
2206 | if (!objfile || objfile_data (objfile, arm_exidx_data_key) != NULL) | |
2207 | return; | |
2208 | ||
2209 | /* Read contents of exception table and index. */ | |
2210 | exidx = bfd_get_section_by_name (objfile->obfd, ".ARM.exidx"); | |
2211 | if (exidx) | |
2212 | { | |
2213 | exidx_vma = bfd_section_vma (objfile->obfd, exidx); | |
2214 | exidx_size = bfd_get_section_size (exidx); | |
2215 | exidx_data = xmalloc (exidx_size); | |
2216 | make_cleanup (xfree, exidx_data); | |
2217 | ||
2218 | if (!bfd_get_section_contents (objfile->obfd, exidx, | |
2219 | exidx_data, 0, exidx_size)) | |
2220 | { | |
2221 | do_cleanups (cleanups); | |
2222 | return; | |
2223 | } | |
2224 | } | |
2225 | ||
2226 | extab = bfd_get_section_by_name (objfile->obfd, ".ARM.extab"); | |
2227 | if (extab) | |
2228 | { | |
2229 | extab_vma = bfd_section_vma (objfile->obfd, extab); | |
2230 | extab_size = bfd_get_section_size (extab); | |
2231 | extab_data = xmalloc (extab_size); | |
2232 | make_cleanup (xfree, extab_data); | |
2233 | ||
2234 | if (!bfd_get_section_contents (objfile->obfd, extab, | |
2235 | extab_data, 0, extab_size)) | |
2236 | { | |
2237 | do_cleanups (cleanups); | |
2238 | return; | |
2239 | } | |
2240 | } | |
2241 | ||
2242 | /* Allocate exception table data structure. */ | |
2243 | data = OBSTACK_ZALLOC (&objfile->objfile_obstack, struct arm_exidx_data); | |
2244 | set_objfile_data (objfile, arm_exidx_data_key, data); | |
2245 | data->section_maps = OBSTACK_CALLOC (&objfile->objfile_obstack, | |
2246 | objfile->obfd->section_count, | |
2247 | VEC(arm_exidx_entry_s) *); | |
2248 | ||
2249 | /* Fill in exception table. */ | |
2250 | for (i = 0; i < exidx_size / 8; i++) | |
2251 | { | |
2252 | struct arm_exidx_entry new_exidx_entry; | |
2253 | bfd_vma idx = bfd_h_get_32 (objfile->obfd, exidx_data + i * 8); | |
2254 | bfd_vma val = bfd_h_get_32 (objfile->obfd, exidx_data + i * 8 + 4); | |
2255 | bfd_vma addr = 0, word = 0; | |
2256 | int n_bytes = 0, n_words = 0; | |
2257 | struct obj_section *sec; | |
2258 | gdb_byte *entry = NULL; | |
2259 | ||
2260 | /* Extract address of start of function. */ | |
2261 | idx = ((idx & 0x7fffffff) ^ 0x40000000) - 0x40000000; | |
2262 | idx += exidx_vma + i * 8; | |
2263 | ||
2264 | /* Find section containing function and compute section offset. */ | |
2265 | sec = arm_obj_section_from_vma (objfile, idx); | |
2266 | if (sec == NULL) | |
2267 | continue; | |
2268 | idx -= bfd_get_section_vma (objfile->obfd, sec->the_bfd_section); | |
2269 | ||
2270 | /* Determine address of exception table entry. */ | |
2271 | if (val == 1) | |
2272 | { | |
2273 | /* EXIDX_CANTUNWIND -- no exception table entry present. */ | |
2274 | } | |
2275 | else if ((val & 0xff000000) == 0x80000000) | |
2276 | { | |
2277 | /* Exception table entry embedded in .ARM.exidx | |
2278 | -- must be short form. */ | |
2279 | word = val; | |
2280 | n_bytes = 3; | |
2281 | } | |
2282 | else if (!(val & 0x80000000)) | |
2283 | { | |
2284 | /* Exception table entry in .ARM.extab. */ | |
2285 | addr = ((val & 0x7fffffff) ^ 0x40000000) - 0x40000000; | |
2286 | addr += exidx_vma + i * 8 + 4; | |
2287 | ||
2288 | if (addr >= extab_vma && addr + 4 <= extab_vma + extab_size) | |
2289 | { | |
2290 | word = bfd_h_get_32 (objfile->obfd, | |
2291 | extab_data + addr - extab_vma); | |
2292 | addr += 4; | |
2293 | ||
2294 | if ((word & 0xff000000) == 0x80000000) | |
2295 | { | |
2296 | /* Short form. */ | |
2297 | n_bytes = 3; | |
2298 | } | |
2299 | else if ((word & 0xff000000) == 0x81000000 | |
2300 | || (word & 0xff000000) == 0x82000000) | |
2301 | { | |
2302 | /* Long form. */ | |
2303 | n_bytes = 2; | |
2304 | n_words = ((word >> 16) & 0xff); | |
2305 | } | |
2306 | else if (!(word & 0x80000000)) | |
2307 | { | |
2308 | bfd_vma pers; | |
2309 | struct obj_section *pers_sec; | |
2310 | int gnu_personality = 0; | |
2311 | ||
2312 | /* Custom personality routine. */ | |
2313 | pers = ((word & 0x7fffffff) ^ 0x40000000) - 0x40000000; | |
2314 | pers = UNMAKE_THUMB_ADDR (pers + addr - 4); | |
2315 | ||
2316 | /* Check whether we've got one of the variants of the | |
2317 | GNU personality routines. */ | |
2318 | pers_sec = arm_obj_section_from_vma (objfile, pers); | |
2319 | if (pers_sec) | |
2320 | { | |
2321 | static const char *personality[] = | |
2322 | { | |
2323 | "__gcc_personality_v0", | |
2324 | "__gxx_personality_v0", | |
2325 | "__gcj_personality_v0", | |
2326 | "__gnu_objc_personality_v0", | |
2327 | NULL | |
2328 | }; | |
2329 | ||
2330 | CORE_ADDR pc = pers + obj_section_offset (pers_sec); | |
2331 | int k; | |
2332 | ||
2333 | for (k = 0; personality[k]; k++) | |
2334 | if (lookup_minimal_symbol_by_pc_name | |
2335 | (pc, personality[k], objfile)) | |
2336 | { | |
2337 | gnu_personality = 1; | |
2338 | break; | |
2339 | } | |
2340 | } | |
2341 | ||
2342 | /* If so, the next word contains a word count in the high | |
2343 | byte, followed by the same unwind instructions as the | |
2344 | pre-defined forms. */ | |
2345 | if (gnu_personality | |
2346 | && addr + 4 <= extab_vma + extab_size) | |
2347 | { | |
2348 | word = bfd_h_get_32 (objfile->obfd, | |
2349 | extab_data + addr - extab_vma); | |
2350 | addr += 4; | |
2351 | n_bytes = 3; | |
2352 | n_words = ((word >> 24) & 0xff); | |
2353 | } | |
2354 | } | |
2355 | } | |
2356 | } | |
2357 | ||
2358 | /* Sanity check address. */ | |
2359 | if (n_words) | |
2360 | if (addr < extab_vma || addr + 4 * n_words > extab_vma + extab_size) | |
2361 | n_words = n_bytes = 0; | |
2362 | ||
2363 | /* The unwind instructions reside in WORD (only the N_BYTES least | |
2364 | significant bytes are valid), followed by N_WORDS words in the | |
2365 | extab section starting at ADDR. */ | |
2366 | if (n_bytes || n_words) | |
2367 | { | |
2368 | gdb_byte *p = entry = obstack_alloc (&objfile->objfile_obstack, | |
2369 | n_bytes + n_words * 4 + 1); | |
2370 | ||
2371 | while (n_bytes--) | |
2372 | *p++ = (gdb_byte) ((word >> (8 * n_bytes)) & 0xff); | |
2373 | ||
2374 | while (n_words--) | |
2375 | { | |
2376 | word = bfd_h_get_32 (objfile->obfd, | |
2377 | extab_data + addr - extab_vma); | |
2378 | addr += 4; | |
2379 | ||
2380 | *p++ = (gdb_byte) ((word >> 24) & 0xff); | |
2381 | *p++ = (gdb_byte) ((word >> 16) & 0xff); | |
2382 | *p++ = (gdb_byte) ((word >> 8) & 0xff); | |
2383 | *p++ = (gdb_byte) (word & 0xff); | |
2384 | } | |
2385 | ||
2386 | /* Implied "Finish" to terminate the list. */ | |
2387 | *p++ = 0xb0; | |
2388 | } | |
2389 | ||
2390 | /* Push entry onto vector. They are guaranteed to always | |
2391 | appear in order of increasing addresses. */ | |
2392 | new_exidx_entry.addr = idx; | |
2393 | new_exidx_entry.entry = entry; | |
2394 | VEC_safe_push (arm_exidx_entry_s, | |
2395 | data->section_maps[sec->the_bfd_section->index], | |
2396 | &new_exidx_entry); | |
2397 | } | |
2398 | ||
2399 | do_cleanups (cleanups); | |
2400 | } | |
2401 | ||
2402 | /* Search for the exception table entry covering MEMADDR. If one is found, | |
2403 | return a pointer to its data. Otherwise, return 0. If START is non-NULL, | |
2404 | set *START to the start of the region covered by this entry. */ | |
2405 | ||
2406 | static gdb_byte * | |
2407 | arm_find_exidx_entry (CORE_ADDR memaddr, CORE_ADDR *start) | |
2408 | { | |
2409 | struct obj_section *sec; | |
2410 | ||
2411 | sec = find_pc_section (memaddr); | |
2412 | if (sec != NULL) | |
2413 | { | |
2414 | struct arm_exidx_data *data; | |
2415 | VEC(arm_exidx_entry_s) *map; | |
2416 | struct arm_exidx_entry map_key = { memaddr - obj_section_addr (sec), 0 }; | |
2417 | unsigned int idx; | |
2418 | ||
2419 | data = objfile_data (sec->objfile, arm_exidx_data_key); | |
2420 | if (data != NULL) | |
2421 | { | |
2422 | map = data->section_maps[sec->the_bfd_section->index]; | |
2423 | if (!VEC_empty (arm_exidx_entry_s, map)) | |
2424 | { | |
2425 | struct arm_exidx_entry *map_sym; | |
2426 | ||
2427 | idx = VEC_lower_bound (arm_exidx_entry_s, map, &map_key, | |
2428 | arm_compare_exidx_entries); | |
2429 | ||
2430 | /* VEC_lower_bound finds the earliest ordered insertion | |
2431 | point. If the following symbol starts at this exact | |
2432 | address, we use that; otherwise, the preceding | |
2433 | exception table entry covers this address. */ | |
2434 | if (idx < VEC_length (arm_exidx_entry_s, map)) | |
2435 | { | |
2436 | map_sym = VEC_index (arm_exidx_entry_s, map, idx); | |
2437 | if (map_sym->addr == map_key.addr) | |
2438 | { | |
2439 | if (start) | |
2440 | *start = map_sym->addr + obj_section_addr (sec); | |
2441 | return map_sym->entry; | |
2442 | } | |
2443 | } | |
2444 | ||
2445 | if (idx > 0) | |
2446 | { | |
2447 | map_sym = VEC_index (arm_exidx_entry_s, map, idx - 1); | |
2448 | if (start) | |
2449 | *start = map_sym->addr + obj_section_addr (sec); | |
2450 | return map_sym->entry; | |
2451 | } | |
2452 | } | |
2453 | } | |
2454 | } | |
2455 | ||
2456 | return NULL; | |
2457 | } | |
2458 | ||
2459 | /* Given the current frame THIS_FRAME, and its associated frame unwinding | |
2460 | instruction list from the ARM exception table entry ENTRY, allocate and | |
2461 | return a prologue cache structure describing how to unwind this frame. | |
2462 | ||
2463 | Return NULL if the unwinding instruction list contains a "spare", | |
2464 | "reserved" or "refuse to unwind" instruction as defined in section | |
2465 | "9.3 Frame unwinding instructions" of the "Exception Handling ABI | |
2466 | for the ARM Architecture" document. */ | |
2467 | ||
2468 | static struct arm_prologue_cache * | |
2469 | arm_exidx_fill_cache (struct frame_info *this_frame, gdb_byte *entry) | |
2470 | { | |
2471 | CORE_ADDR vsp = 0; | |
2472 | int vsp_valid = 0; | |
2473 | ||
2474 | struct arm_prologue_cache *cache; | |
2475 | cache = FRAME_OBSTACK_ZALLOC (struct arm_prologue_cache); | |
2476 | cache->saved_regs = trad_frame_alloc_saved_regs (this_frame); | |
2477 | ||
2478 | for (;;) | |
2479 | { | |
2480 | gdb_byte insn; | |
2481 | ||
2482 | /* Whenever we reload SP, we actually have to retrieve its | |
2483 | actual value in the current frame. */ | |
2484 | if (!vsp_valid) | |
2485 | { | |
2486 | if (trad_frame_realreg_p (cache->saved_regs, ARM_SP_REGNUM)) | |
2487 | { | |
2488 | int reg = cache->saved_regs[ARM_SP_REGNUM].realreg; | |
2489 | vsp = get_frame_register_unsigned (this_frame, reg); | |
2490 | } | |
2491 | else | |
2492 | { | |
2493 | CORE_ADDR addr = cache->saved_regs[ARM_SP_REGNUM].addr; | |
2494 | vsp = get_frame_memory_unsigned (this_frame, addr, 4); | |
2495 | } | |
2496 | ||
2497 | vsp_valid = 1; | |
2498 | } | |
2499 | ||
2500 | /* Decode next unwind instruction. */ | |
2501 | insn = *entry++; | |
2502 | ||
2503 | if ((insn & 0xc0) == 0) | |
2504 | { | |
2505 | int offset = insn & 0x3f; | |
2506 | vsp += (offset << 2) + 4; | |
2507 | } | |
2508 | else if ((insn & 0xc0) == 0x40) | |
2509 | { | |
2510 | int offset = insn & 0x3f; | |
2511 | vsp -= (offset << 2) + 4; | |
2512 | } | |
2513 | else if ((insn & 0xf0) == 0x80) | |
2514 | { | |
2515 | int mask = ((insn & 0xf) << 8) | *entry++; | |
2516 | int i; | |
2517 | ||
2518 | /* The special case of an all-zero mask identifies | |
2519 | "Refuse to unwind". We return NULL to fall back | |
2520 | to the prologue analyzer. */ | |
2521 | if (mask == 0) | |
2522 | return NULL; | |
2523 | ||
2524 | /* Pop registers r4..r15 under mask. */ | |
2525 | for (i = 0; i < 12; i++) | |
2526 | if (mask & (1 << i)) | |
2527 | { | |
2528 | cache->saved_regs[4 + i].addr = vsp; | |
2529 | vsp += 4; | |
2530 | } | |
2531 | ||
2532 | /* Special-case popping SP -- we need to reload vsp. */ | |
2533 | if (mask & (1 << (ARM_SP_REGNUM - 4))) | |
2534 | vsp_valid = 0; | |
2535 | } | |
2536 | else if ((insn & 0xf0) == 0x90) | |
2537 | { | |
2538 | int reg = insn & 0xf; | |
2539 | ||
2540 | /* Reserved cases. */ | |
2541 | if (reg == ARM_SP_REGNUM || reg == ARM_PC_REGNUM) | |
2542 | return NULL; | |
2543 | ||
2544 | /* Set SP from another register and mark VSP for reload. */ | |
2545 | cache->saved_regs[ARM_SP_REGNUM] = cache->saved_regs[reg]; | |
2546 | vsp_valid = 0; | |
2547 | } | |
2548 | else if ((insn & 0xf0) == 0xa0) | |
2549 | { | |
2550 | int count = insn & 0x7; | |
2551 | int pop_lr = (insn & 0x8) != 0; | |
2552 | int i; | |
2553 | ||
2554 | /* Pop r4..r[4+count]. */ | |
2555 | for (i = 0; i <= count; i++) | |
2556 | { | |
2557 | cache->saved_regs[4 + i].addr = vsp; | |
2558 | vsp += 4; | |
2559 | } | |
2560 | ||
2561 | /* If indicated by flag, pop LR as well. */ | |
2562 | if (pop_lr) | |
2563 | { | |
2564 | cache->saved_regs[ARM_LR_REGNUM].addr = vsp; | |
2565 | vsp += 4; | |
2566 | } | |
2567 | } | |
2568 | else if (insn == 0xb0) | |
2569 | { | |
2570 | /* We could only have updated PC by popping into it; if so, it | |
2571 | will show up as address. Otherwise, copy LR into PC. */ | |
2572 | if (!trad_frame_addr_p (cache->saved_regs, ARM_PC_REGNUM)) | |
2573 | cache->saved_regs[ARM_PC_REGNUM] | |
2574 | = cache->saved_regs[ARM_LR_REGNUM]; | |
2575 | ||
2576 | /* We're done. */ | |
2577 | break; | |
2578 | } | |
2579 | else if (insn == 0xb1) | |
2580 | { | |
2581 | int mask = *entry++; | |
2582 | int i; | |
2583 | ||
2584 | /* All-zero mask and mask >= 16 is "spare". */ | |
2585 | if (mask == 0 || mask >= 16) | |
2586 | return NULL; | |
2587 | ||
2588 | /* Pop r0..r3 under mask. */ | |
2589 | for (i = 0; i < 4; i++) | |
2590 | if (mask & (1 << i)) | |
2591 | { | |
2592 | cache->saved_regs[i].addr = vsp; | |
2593 | vsp += 4; | |
2594 | } | |
2595 | } | |
2596 | else if (insn == 0xb2) | |
2597 | { | |
2598 | ULONGEST offset = 0; | |
2599 | unsigned shift = 0; | |
2600 | ||
2601 | do | |
2602 | { | |
2603 | offset |= (*entry & 0x7f) << shift; | |
2604 | shift += 7; | |
2605 | } | |
2606 | while (*entry++ & 0x80); | |
2607 | ||
2608 | vsp += 0x204 + (offset << 2); | |
2609 | } | |
2610 | else if (insn == 0xb3) | |
2611 | { | |
2612 | int start = *entry >> 4; | |
2613 | int count = (*entry++) & 0xf; | |
2614 | int i; | |
2615 | ||
2616 | /* Only registers D0..D15 are valid here. */ | |
2617 | if (start + count >= 16) | |
2618 | return NULL; | |
2619 | ||
2620 | /* Pop VFP double-precision registers D[start]..D[start+count]. */ | |
2621 | for (i = 0; i <= count; i++) | |
2622 | { | |
2623 | cache->saved_regs[ARM_D0_REGNUM + start + i].addr = vsp; | |
2624 | vsp += 8; | |
2625 | } | |
2626 | ||
2627 | /* Add an extra 4 bytes for FSTMFDX-style stack. */ | |
2628 | vsp += 4; | |
2629 | } | |
2630 | else if ((insn & 0xf8) == 0xb8) | |
2631 | { | |
2632 | int count = insn & 0x7; | |
2633 | int i; | |
2634 | ||
2635 | /* Pop VFP double-precision registers D[8]..D[8+count]. */ | |
2636 | for (i = 0; i <= count; i++) | |
2637 | { | |
2638 | cache->saved_regs[ARM_D0_REGNUM + 8 + i].addr = vsp; | |
2639 | vsp += 8; | |
2640 | } | |
2641 | ||
2642 | /* Add an extra 4 bytes for FSTMFDX-style stack. */ | |
2643 | vsp += 4; | |
2644 | } | |
2645 | else if (insn == 0xc6) | |
2646 | { | |
2647 | int start = *entry >> 4; | |
2648 | int count = (*entry++) & 0xf; | |
2649 | int i; | |
2650 | ||
2651 | /* Only registers WR0..WR15 are valid. */ | |
2652 | if (start + count >= 16) | |
2653 | return NULL; | |
2654 | ||
2655 | /* Pop iwmmx registers WR[start]..WR[start+count]. */ | |
2656 | for (i = 0; i <= count; i++) | |
2657 | { | |
2658 | cache->saved_regs[ARM_WR0_REGNUM + start + i].addr = vsp; | |
2659 | vsp += 8; | |
2660 | } | |
2661 | } | |
2662 | else if (insn == 0xc7) | |
2663 | { | |
2664 | int mask = *entry++; | |
2665 | int i; | |
2666 | ||
2667 | /* All-zero mask and mask >= 16 is "spare". */ | |
2668 | if (mask == 0 || mask >= 16) | |
2669 | return NULL; | |
2670 | ||
2671 | /* Pop iwmmx general-purpose registers WCGR0..WCGR3 under mask. */ | |
2672 | for (i = 0; i < 4; i++) | |
2673 | if (mask & (1 << i)) | |
2674 | { | |
2675 | cache->saved_regs[ARM_WCGR0_REGNUM + i].addr = vsp; | |
2676 | vsp += 4; | |
2677 | } | |
2678 | } | |
2679 | else if ((insn & 0xf8) == 0xc0) | |
2680 | { | |
2681 | int count = insn & 0x7; | |
2682 | int i; | |
2683 | ||
2684 | /* Pop iwmmx registers WR[10]..WR[10+count]. */ | |
2685 | for (i = 0; i <= count; i++) | |
2686 | { | |
2687 | cache->saved_regs[ARM_WR0_REGNUM + 10 + i].addr = vsp; | |
2688 | vsp += 8; | |
2689 | } | |
2690 | } | |
2691 | else if (insn == 0xc8) | |
2692 | { | |
2693 | int start = *entry >> 4; | |
2694 | int count = (*entry++) & 0xf; | |
2695 | int i; | |
2696 | ||
2697 | /* Only registers D0..D31 are valid. */ | |
2698 | if (start + count >= 16) | |
2699 | return NULL; | |
2700 | ||
2701 | /* Pop VFP double-precision registers | |
2702 | D[16+start]..D[16+start+count]. */ | |
2703 | for (i = 0; i <= count; i++) | |
2704 | { | |
2705 | cache->saved_regs[ARM_D0_REGNUM + 16 + start + i].addr = vsp; | |
2706 | vsp += 8; | |
2707 | } | |
2708 | } | |
2709 | else if (insn == 0xc9) | |
2710 | { | |
2711 | int start = *entry >> 4; | |
2712 | int count = (*entry++) & 0xf; | |
2713 | int i; | |
2714 | ||
2715 | /* Pop VFP double-precision registers D[start]..D[start+count]. */ | |
2716 | for (i = 0; i <= count; i++) | |
2717 | { | |
2718 | cache->saved_regs[ARM_D0_REGNUM + start + i].addr = vsp; | |
2719 | vsp += 8; | |
2720 | } | |
2721 | } | |
2722 | else if ((insn & 0xf8) == 0xd0) | |
2723 | { | |
2724 | int count = insn & 0x7; | |
2725 | int i; | |
2726 | ||
2727 | /* Pop VFP double-precision registers D[8]..D[8+count]. */ | |
2728 | for (i = 0; i <= count; i++) | |
2729 | { | |
2730 | cache->saved_regs[ARM_D0_REGNUM + 8 + i].addr = vsp; | |
2731 | vsp += 8; | |
2732 | } | |
2733 | } | |
2734 | else | |
2735 | { | |
2736 | /* Everything else is "spare". */ | |
2737 | return NULL; | |
2738 | } | |
2739 | } | |
2740 | ||
2741 | /* If we restore SP from a register, assume this was the frame register. | |
2742 | Otherwise just fall back to SP as frame register. */ | |
2743 | if (trad_frame_realreg_p (cache->saved_regs, ARM_SP_REGNUM)) | |
2744 | cache->framereg = cache->saved_regs[ARM_SP_REGNUM].realreg; | |
2745 | else | |
2746 | cache->framereg = ARM_SP_REGNUM; | |
2747 | ||
2748 | /* Determine offset to previous frame. */ | |
2749 | cache->framesize | |
2750 | = vsp - get_frame_register_unsigned (this_frame, cache->framereg); | |
2751 | ||
2752 | /* We already got the previous SP. */ | |
2753 | cache->prev_sp = vsp; | |
2754 | ||
2755 | return cache; | |
2756 | } | |
2757 | ||
2758 | /* Unwinding via ARM exception table entries. Note that the sniffer | |
2759 | already computes a filled-in prologue cache, which is then used | |
2760 | with the same arm_prologue_this_id and arm_prologue_prev_register | |
2761 | routines also used for prologue-parsing based unwinding. */ | |
2762 | ||
2763 | static int | |
2764 | arm_exidx_unwind_sniffer (const struct frame_unwind *self, | |
2765 | struct frame_info *this_frame, | |
2766 | void **this_prologue_cache) | |
2767 | { | |
2768 | struct gdbarch *gdbarch = get_frame_arch (this_frame); | |
2769 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
2770 | CORE_ADDR addr_in_block, exidx_region, func_start; | |
2771 | struct arm_prologue_cache *cache; | |
2772 | gdb_byte *entry; | |
2773 | ||
2774 | /* See if we have an ARM exception table entry covering this address. */ | |
2775 | addr_in_block = get_frame_address_in_block (this_frame); | |
2776 | entry = arm_find_exidx_entry (addr_in_block, &exidx_region); | |
2777 | if (!entry) | |
2778 | return 0; | |
2779 | ||
2780 | /* The ARM exception table does not describe unwind information | |
2781 | for arbitrary PC values, but is guaranteed to be correct only | |
2782 | at call sites. We have to decide here whether we want to use | |
2783 | ARM exception table information for this frame, or fall back | |
2784 | to using prologue parsing. (Note that if we have DWARF CFI, | |
2785 | this sniffer isn't even called -- CFI is always preferred.) | |
2786 | ||
2787 | Before we make this decision, however, we check whether we | |
2788 | actually have *symbol* information for the current frame. | |
2789 | If not, prologue parsing would not work anyway, so we might | |
2790 | as well use the exception table and hope for the best. */ | |
2791 | if (find_pc_partial_function (addr_in_block, NULL, &func_start, NULL)) | |
2792 | { | |
2793 | int exc_valid = 0; | |
2794 | ||
2795 | /* If the next frame is "normal", we are at a call site in this | |
2796 | frame, so exception information is guaranteed to be valid. */ | |
2797 | if (get_next_frame (this_frame) | |
2798 | && get_frame_type (get_next_frame (this_frame)) == NORMAL_FRAME) | |
2799 | exc_valid = 1; | |
2800 | ||
2801 | /* We also assume exception information is valid if we're currently | |
2802 | blocked in a system call. The system library is supposed to | |
2803 | ensure this, so that e.g. pthread cancellation works. */ | |
2804 | if (arm_frame_is_thumb (this_frame)) | |
2805 | { | |
2806 | LONGEST insn; | |
2807 | ||
2808 | if (safe_read_memory_integer (get_frame_pc (this_frame) - 2, 2, | |
2809 | byte_order_for_code, &insn) | |
2810 | && (insn & 0xff00) == 0xdf00 /* svc */) | |
2811 | exc_valid = 1; | |
2812 | } | |
2813 | else | |
2814 | { | |
2815 | LONGEST insn; | |
2816 | ||
2817 | if (safe_read_memory_integer (get_frame_pc (this_frame) - 4, 4, | |
2818 | byte_order_for_code, &insn) | |
2819 | && (insn & 0x0f000000) == 0x0f000000 /* svc */) | |
2820 | exc_valid = 1; | |
2821 | } | |
2822 | ||
2823 | /* Bail out if we don't know that exception information is valid. */ | |
2824 | if (!exc_valid) | |
2825 | return 0; | |
2826 | ||
2827 | /* The ARM exception index does not mark the *end* of the region | |
2828 | covered by the entry, and some functions will not have any entry. | |
2829 | To correctly recognize the end of the covered region, the linker | |
2830 | should have inserted dummy records with a CANTUNWIND marker. | |
2831 | ||
2832 | Unfortunately, current versions of GNU ld do not reliably do | |
2833 | this, and thus we may have found an incorrect entry above. | |
2834 | As a (temporary) sanity check, we only use the entry if it | |
2835 | lies *within* the bounds of the function. Note that this check | |
2836 | might reject perfectly valid entries that just happen to cover | |
2837 | multiple functions; therefore this check ought to be removed | |
2838 | once the linker is fixed. */ | |
2839 | if (func_start > exidx_region) | |
2840 | return 0; | |
2841 | } | |
2842 | ||
2843 | /* Decode the list of unwinding instructions into a prologue cache. | |
2844 | Note that this may fail due to e.g. a "refuse to unwind" code. */ | |
2845 | cache = arm_exidx_fill_cache (this_frame, entry); | |
2846 | if (!cache) | |
2847 | return 0; | |
2848 | ||
2849 | *this_prologue_cache = cache; | |
2850 | return 1; | |
2851 | } | |
2852 | ||
2853 | struct frame_unwind arm_exidx_unwind = { | |
2854 | NORMAL_FRAME, | |
2855 | arm_prologue_this_id, | |
2856 | arm_prologue_prev_register, | |
2857 | NULL, | |
2858 | arm_exidx_unwind_sniffer | |
2859 | }; | |
2860 | ||
909cf6ea | 2861 | static struct arm_prologue_cache * |
a262aec2 | 2862 | arm_make_stub_cache (struct frame_info *this_frame) |
909cf6ea | 2863 | { |
909cf6ea | 2864 | struct arm_prologue_cache *cache; |
909cf6ea | 2865 | |
35d5d4ee | 2866 | cache = FRAME_OBSTACK_ZALLOC (struct arm_prologue_cache); |
a262aec2 | 2867 | cache->saved_regs = trad_frame_alloc_saved_regs (this_frame); |
909cf6ea | 2868 | |
a262aec2 | 2869 | cache->prev_sp = get_frame_register_unsigned (this_frame, ARM_SP_REGNUM); |
909cf6ea DJ |
2870 | |
2871 | return cache; | |
2872 | } | |
2873 | ||
2874 | /* Our frame ID for a stub frame is the current SP and LR. */ | |
2875 | ||
2876 | static void | |
a262aec2 | 2877 | arm_stub_this_id (struct frame_info *this_frame, |
909cf6ea DJ |
2878 | void **this_cache, |
2879 | struct frame_id *this_id) | |
2880 | { | |
2881 | struct arm_prologue_cache *cache; | |
2882 | ||
2883 | if (*this_cache == NULL) | |
a262aec2 | 2884 | *this_cache = arm_make_stub_cache (this_frame); |
909cf6ea DJ |
2885 | cache = *this_cache; |
2886 | ||
a262aec2 | 2887 | *this_id = frame_id_build (cache->prev_sp, get_frame_pc (this_frame)); |
909cf6ea DJ |
2888 | } |
2889 | ||
a262aec2 DJ |
2890 | static int |
2891 | arm_stub_unwind_sniffer (const struct frame_unwind *self, | |
2892 | struct frame_info *this_frame, | |
2893 | void **this_prologue_cache) | |
909cf6ea | 2894 | { |
93d42b30 | 2895 | CORE_ADDR addr_in_block; |
909cf6ea DJ |
2896 | char dummy[4]; |
2897 | ||
a262aec2 | 2898 | addr_in_block = get_frame_address_in_block (this_frame); |
93d42b30 | 2899 | if (in_plt_section (addr_in_block, NULL) |
fc36e839 DE |
2900 | /* We also use the stub winder if the target memory is unreadable |
2901 | to avoid having the prologue unwinder trying to read it. */ | |
a262aec2 DJ |
2902 | || target_read_memory (get_frame_pc (this_frame), dummy, 4) != 0) |
2903 | return 1; | |
909cf6ea | 2904 | |
a262aec2 | 2905 | return 0; |
909cf6ea DJ |
2906 | } |
2907 | ||
a262aec2 DJ |
2908 | struct frame_unwind arm_stub_unwind = { |
2909 | NORMAL_FRAME, | |
2910 | arm_stub_this_id, | |
2911 | arm_prologue_prev_register, | |
2912 | NULL, | |
2913 | arm_stub_unwind_sniffer | |
2914 | }; | |
2915 | ||
24de872b | 2916 | static CORE_ADDR |
a262aec2 | 2917 | arm_normal_frame_base (struct frame_info *this_frame, void **this_cache) |
24de872b DJ |
2918 | { |
2919 | struct arm_prologue_cache *cache; | |
2920 | ||
eb5492fa | 2921 | if (*this_cache == NULL) |
a262aec2 | 2922 | *this_cache = arm_make_prologue_cache (this_frame); |
eb5492fa DJ |
2923 | cache = *this_cache; |
2924 | ||
4be43953 | 2925 | return cache->prev_sp - cache->framesize; |
24de872b DJ |
2926 | } |
2927 | ||
eb5492fa DJ |
2928 | struct frame_base arm_normal_base = { |
2929 | &arm_prologue_unwind, | |
2930 | arm_normal_frame_base, | |
2931 | arm_normal_frame_base, | |
2932 | arm_normal_frame_base | |
2933 | }; | |
2934 | ||
a262aec2 | 2935 | /* Assuming THIS_FRAME is a dummy, return the frame ID of that |
eb5492fa DJ |
2936 | dummy frame. The frame ID's base needs to match the TOS value |
2937 | saved by save_dummy_frame_tos() and returned from | |
2938 | arm_push_dummy_call, and the PC needs to match the dummy frame's | |
2939 | breakpoint. */ | |
c906108c | 2940 | |
eb5492fa | 2941 | static struct frame_id |
a262aec2 | 2942 | arm_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame) |
c906108c | 2943 | { |
0963b4bd MS |
2944 | return frame_id_build (get_frame_register_unsigned (this_frame, |
2945 | ARM_SP_REGNUM), | |
a262aec2 | 2946 | get_frame_pc (this_frame)); |
eb5492fa | 2947 | } |
c3b4394c | 2948 | |
eb5492fa DJ |
2949 | /* Given THIS_FRAME, find the previous frame's resume PC (which will |
2950 | be used to construct the previous frame's ID, after looking up the | |
2951 | containing function). */ | |
c3b4394c | 2952 | |
eb5492fa DJ |
2953 | static CORE_ADDR |
2954 | arm_unwind_pc (struct gdbarch *gdbarch, struct frame_info *this_frame) | |
2955 | { | |
2956 | CORE_ADDR pc; | |
2957 | pc = frame_unwind_register_unsigned (this_frame, ARM_PC_REGNUM); | |
24568a2c | 2958 | return arm_addr_bits_remove (gdbarch, pc); |
eb5492fa DJ |
2959 | } |
2960 | ||
2961 | static CORE_ADDR | |
2962 | arm_unwind_sp (struct gdbarch *gdbarch, struct frame_info *this_frame) | |
2963 | { | |
2964 | return frame_unwind_register_unsigned (this_frame, ARM_SP_REGNUM); | |
c906108c SS |
2965 | } |
2966 | ||
b39cc962 DJ |
2967 | static struct value * |
2968 | arm_dwarf2_prev_register (struct frame_info *this_frame, void **this_cache, | |
2969 | int regnum) | |
2970 | { | |
24568a2c | 2971 | struct gdbarch * gdbarch = get_frame_arch (this_frame); |
b39cc962 | 2972 | CORE_ADDR lr, cpsr; |
9779414d | 2973 | ULONGEST t_bit = arm_psr_thumb_bit (gdbarch); |
b39cc962 DJ |
2974 | |
2975 | switch (regnum) | |
2976 | { | |
2977 | case ARM_PC_REGNUM: | |
2978 | /* The PC is normally copied from the return column, which | |
2979 | describes saves of LR. However, that version may have an | |
2980 | extra bit set to indicate Thumb state. The bit is not | |
2981 | part of the PC. */ | |
2982 | lr = frame_unwind_register_unsigned (this_frame, ARM_LR_REGNUM); | |
2983 | return frame_unwind_got_constant (this_frame, regnum, | |
24568a2c | 2984 | arm_addr_bits_remove (gdbarch, lr)); |
b39cc962 DJ |
2985 | |
2986 | case ARM_PS_REGNUM: | |
2987 | /* Reconstruct the T bit; see arm_prologue_prev_register for details. */ | |
ca38c58e | 2988 | cpsr = get_frame_register_unsigned (this_frame, regnum); |
b39cc962 DJ |
2989 | lr = frame_unwind_register_unsigned (this_frame, ARM_LR_REGNUM); |
2990 | if (IS_THUMB_ADDR (lr)) | |
9779414d | 2991 | cpsr |= t_bit; |
b39cc962 | 2992 | else |
9779414d | 2993 | cpsr &= ~t_bit; |
ca38c58e | 2994 | return frame_unwind_got_constant (this_frame, regnum, cpsr); |
b39cc962 DJ |
2995 | |
2996 | default: | |
2997 | internal_error (__FILE__, __LINE__, | |
2998 | _("Unexpected register %d"), regnum); | |
2999 | } | |
3000 | } | |
3001 | ||
3002 | static void | |
3003 | arm_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum, | |
3004 | struct dwarf2_frame_state_reg *reg, | |
3005 | struct frame_info *this_frame) | |
3006 | { | |
3007 | switch (regnum) | |
3008 | { | |
3009 | case ARM_PC_REGNUM: | |
3010 | case ARM_PS_REGNUM: | |
3011 | reg->how = DWARF2_FRAME_REG_FN; | |
3012 | reg->loc.fn = arm_dwarf2_prev_register; | |
3013 | break; | |
3014 | case ARM_SP_REGNUM: | |
3015 | reg->how = DWARF2_FRAME_REG_CFA; | |
3016 | break; | |
3017 | } | |
3018 | } | |
3019 | ||
4024ca99 UW |
3020 | /* Return true if we are in the function's epilogue, i.e. after the |
3021 | instruction that destroyed the function's stack frame. */ | |
3022 | ||
3023 | static int | |
3024 | thumb_in_function_epilogue_p (struct gdbarch *gdbarch, CORE_ADDR pc) | |
3025 | { | |
3026 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
3027 | unsigned int insn, insn2; | |
3028 | int found_return = 0, found_stack_adjust = 0; | |
3029 | CORE_ADDR func_start, func_end; | |
3030 | CORE_ADDR scan_pc; | |
3031 | gdb_byte buf[4]; | |
3032 | ||
3033 | if (!find_pc_partial_function (pc, NULL, &func_start, &func_end)) | |
3034 | return 0; | |
3035 | ||
3036 | /* The epilogue is a sequence of instructions along the following lines: | |
3037 | ||
3038 | - add stack frame size to SP or FP | |
3039 | - [if frame pointer used] restore SP from FP | |
3040 | - restore registers from SP [may include PC] | |
3041 | - a return-type instruction [if PC wasn't already restored] | |
3042 | ||
3043 | In a first pass, we scan forward from the current PC and verify the | |
3044 | instructions we find as compatible with this sequence, ending in a | |
3045 | return instruction. | |
3046 | ||
3047 | However, this is not sufficient to distinguish indirect function calls | |
3048 | within a function from indirect tail calls in the epilogue in some cases. | |
3049 | Therefore, if we didn't already find any SP-changing instruction during | |
3050 | forward scan, we add a backward scanning heuristic to ensure we actually | |
3051 | are in the epilogue. */ | |
3052 | ||
3053 | scan_pc = pc; | |
3054 | while (scan_pc < func_end && !found_return) | |
3055 | { | |
3056 | if (target_read_memory (scan_pc, buf, 2)) | |
3057 | break; | |
3058 | ||
3059 | scan_pc += 2; | |
3060 | insn = extract_unsigned_integer (buf, 2, byte_order_for_code); | |
3061 | ||
3062 | if ((insn & 0xff80) == 0x4700) /* bx <Rm> */ | |
3063 | found_return = 1; | |
3064 | else if (insn == 0x46f7) /* mov pc, lr */ | |
3065 | found_return = 1; | |
3066 | else if (insn == 0x46bd) /* mov sp, r7 */ | |
3067 | found_stack_adjust = 1; | |
3068 | else if ((insn & 0xff00) == 0xb000) /* add sp, imm or sub sp, imm */ | |
3069 | found_stack_adjust = 1; | |
3070 | else if ((insn & 0xfe00) == 0xbc00) /* pop <registers> */ | |
3071 | { | |
3072 | found_stack_adjust = 1; | |
3073 | if (insn & 0x0100) /* <registers> include PC. */ | |
3074 | found_return = 1; | |
3075 | } | |
3076 | else if ((insn & 0xe000) == 0xe000) /* 32-bit Thumb-2 instruction */ | |
3077 | { | |
3078 | if (target_read_memory (scan_pc, buf, 2)) | |
3079 | break; | |
3080 | ||
3081 | scan_pc += 2; | |
3082 | insn2 = extract_unsigned_integer (buf, 2, byte_order_for_code); | |
3083 | ||
3084 | if (insn == 0xe8bd) /* ldm.w sp!, <registers> */ | |
3085 | { | |
3086 | found_stack_adjust = 1; | |
3087 | if (insn2 & 0x8000) /* <registers> include PC. */ | |
3088 | found_return = 1; | |
3089 | } | |
3090 | else if (insn == 0xf85d /* ldr.w <Rt>, [sp], #4 */ | |
3091 | && (insn2 & 0x0fff) == 0x0b04) | |
3092 | { | |
3093 | found_stack_adjust = 1; | |
3094 | if ((insn2 & 0xf000) == 0xf000) /* <Rt> is PC. */ | |
3095 | found_return = 1; | |
3096 | } | |
3097 | else if ((insn & 0xffbf) == 0xecbd /* vldm sp!, <list> */ | |
3098 | && (insn2 & 0x0e00) == 0x0a00) | |
3099 | found_stack_adjust = 1; | |
3100 | else | |
3101 | break; | |
3102 | } | |
3103 | else | |
3104 | break; | |
3105 | } | |
3106 | ||
3107 | if (!found_return) | |
3108 | return 0; | |
3109 | ||
3110 | /* Since any instruction in the epilogue sequence, with the possible | |
3111 | exception of return itself, updates the stack pointer, we need to | |
3112 | scan backwards for at most one instruction. Try either a 16-bit or | |
3113 | a 32-bit instruction. This is just a heuristic, so we do not worry | |
0963b4bd | 3114 | too much about false positives. */ |
4024ca99 UW |
3115 | |
3116 | if (!found_stack_adjust) | |
3117 | { | |
3118 | if (pc - 4 < func_start) | |
3119 | return 0; | |
3120 | if (target_read_memory (pc - 4, buf, 4)) | |
3121 | return 0; | |
3122 | ||
3123 | insn = extract_unsigned_integer (buf, 2, byte_order_for_code); | |
3124 | insn2 = extract_unsigned_integer (buf + 2, 2, byte_order_for_code); | |
3125 | ||
3126 | if (insn2 == 0x46bd) /* mov sp, r7 */ | |
3127 | found_stack_adjust = 1; | |
3128 | else if ((insn2 & 0xff00) == 0xb000) /* add sp, imm or sub sp, imm */ | |
3129 | found_stack_adjust = 1; | |
3130 | else if ((insn2 & 0xff00) == 0xbc00) /* pop <registers> without PC */ | |
3131 | found_stack_adjust = 1; | |
3132 | else if (insn == 0xe8bd) /* ldm.w sp!, <registers> */ | |
3133 | found_stack_adjust = 1; | |
3134 | else if (insn == 0xf85d /* ldr.w <Rt>, [sp], #4 */ | |
3135 | && (insn2 & 0x0fff) == 0x0b04) | |
3136 | found_stack_adjust = 1; | |
3137 | else if ((insn & 0xffbf) == 0xecbd /* vldm sp!, <list> */ | |
3138 | && (insn2 & 0x0e00) == 0x0a00) | |
3139 | found_stack_adjust = 1; | |
3140 | } | |
3141 | ||
3142 | return found_stack_adjust; | |
3143 | } | |
3144 | ||
3145 | /* Return true if we are in the function's epilogue, i.e. after the | |
3146 | instruction that destroyed the function's stack frame. */ | |
3147 | ||
3148 | static int | |
3149 | arm_in_function_epilogue_p (struct gdbarch *gdbarch, CORE_ADDR pc) | |
3150 | { | |
3151 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
3152 | unsigned int insn; | |
3153 | int found_return, found_stack_adjust; | |
3154 | CORE_ADDR func_start, func_end; | |
3155 | ||
3156 | if (arm_pc_is_thumb (gdbarch, pc)) | |
3157 | return thumb_in_function_epilogue_p (gdbarch, pc); | |
3158 | ||
3159 | if (!find_pc_partial_function (pc, NULL, &func_start, &func_end)) | |
3160 | return 0; | |
3161 | ||
3162 | /* We are in the epilogue if the previous instruction was a stack | |
3163 | adjustment and the next instruction is a possible return (bx, mov | |
3164 | pc, or pop). We could have to scan backwards to find the stack | |
3165 | adjustment, or forwards to find the return, but this is a decent | |
3166 | approximation. First scan forwards. */ | |
3167 | ||
3168 | found_return = 0; | |
3169 | insn = read_memory_unsigned_integer (pc, 4, byte_order_for_code); | |
3170 | if (bits (insn, 28, 31) != INST_NV) | |
3171 | { | |
3172 | if ((insn & 0x0ffffff0) == 0x012fff10) | |
3173 | /* BX. */ | |
3174 | found_return = 1; | |
3175 | else if ((insn & 0x0ffffff0) == 0x01a0f000) | |
3176 | /* MOV PC. */ | |
3177 | found_return = 1; | |
3178 | else if ((insn & 0x0fff0000) == 0x08bd0000 | |
3179 | && (insn & 0x0000c000) != 0) | |
3180 | /* POP (LDMIA), including PC or LR. */ | |
3181 | found_return = 1; | |
3182 | } | |
3183 | ||
3184 | if (!found_return) | |
3185 | return 0; | |
3186 | ||
3187 | /* Scan backwards. This is just a heuristic, so do not worry about | |
3188 | false positives from mode changes. */ | |
3189 | ||
3190 | if (pc < func_start + 4) | |
3191 | return 0; | |
3192 | ||
73c964d6 | 3193 | found_stack_adjust = 0; |
4024ca99 UW |
3194 | insn = read_memory_unsigned_integer (pc - 4, 4, byte_order_for_code); |
3195 | if (bits (insn, 28, 31) != INST_NV) | |
3196 | { | |
3197 | if ((insn & 0x0df0f000) == 0x0080d000) | |
3198 | /* ADD SP (register or immediate). */ | |
3199 | found_stack_adjust = 1; | |
3200 | else if ((insn & 0x0df0f000) == 0x0040d000) | |
3201 | /* SUB SP (register or immediate). */ | |
3202 | found_stack_adjust = 1; | |
3203 | else if ((insn & 0x0ffffff0) == 0x01a0d000) | |
3204 | /* MOV SP. */ | |
77bc0675 | 3205 | found_stack_adjust = 1; |
4024ca99 UW |
3206 | else if ((insn & 0x0fff0000) == 0x08bd0000) |
3207 | /* POP (LDMIA). */ | |
3208 | found_stack_adjust = 1; | |
3209 | } | |
3210 | ||
3211 | if (found_stack_adjust) | |
3212 | return 1; | |
3213 | ||
3214 | return 0; | |
3215 | } | |
3216 | ||
3217 | ||
2dd604e7 RE |
3218 | /* When arguments must be pushed onto the stack, they go on in reverse |
3219 | order. The code below implements a FILO (stack) to do this. */ | |
3220 | ||
3221 | struct stack_item | |
3222 | { | |
3223 | int len; | |
3224 | struct stack_item *prev; | |
3225 | void *data; | |
3226 | }; | |
3227 | ||
3228 | static struct stack_item * | |
8c6363cf | 3229 | push_stack_item (struct stack_item *prev, const void *contents, int len) |
2dd604e7 RE |
3230 | { |
3231 | struct stack_item *si; | |
3232 | si = xmalloc (sizeof (struct stack_item)); | |
226c7fbc | 3233 | si->data = xmalloc (len); |
2dd604e7 RE |
3234 | si->len = len; |
3235 | si->prev = prev; | |
3236 | memcpy (si->data, contents, len); | |
3237 | return si; | |
3238 | } | |
3239 | ||
3240 | static struct stack_item * | |
3241 | pop_stack_item (struct stack_item *si) | |
3242 | { | |
3243 | struct stack_item *dead = si; | |
3244 | si = si->prev; | |
3245 | xfree (dead->data); | |
3246 | xfree (dead); | |
3247 | return si; | |
3248 | } | |
3249 | ||
2af48f68 PB |
3250 | |
3251 | /* Return the alignment (in bytes) of the given type. */ | |
3252 | ||
3253 | static int | |
3254 | arm_type_align (struct type *t) | |
3255 | { | |
3256 | int n; | |
3257 | int align; | |
3258 | int falign; | |
3259 | ||
3260 | t = check_typedef (t); | |
3261 | switch (TYPE_CODE (t)) | |
3262 | { | |
3263 | default: | |
3264 | /* Should never happen. */ | |
3265 | internal_error (__FILE__, __LINE__, _("unknown type alignment")); | |
3266 | return 4; | |
3267 | ||
3268 | case TYPE_CODE_PTR: | |
3269 | case TYPE_CODE_ENUM: | |
3270 | case TYPE_CODE_INT: | |
3271 | case TYPE_CODE_FLT: | |
3272 | case TYPE_CODE_SET: | |
3273 | case TYPE_CODE_RANGE: | |
3274 | case TYPE_CODE_BITSTRING: | |
3275 | case TYPE_CODE_REF: | |
3276 | case TYPE_CODE_CHAR: | |
3277 | case TYPE_CODE_BOOL: | |
3278 | return TYPE_LENGTH (t); | |
3279 | ||
3280 | case TYPE_CODE_ARRAY: | |
3281 | case TYPE_CODE_COMPLEX: | |
3282 | /* TODO: What about vector types? */ | |
3283 | return arm_type_align (TYPE_TARGET_TYPE (t)); | |
3284 | ||
3285 | case TYPE_CODE_STRUCT: | |
3286 | case TYPE_CODE_UNION: | |
3287 | align = 1; | |
3288 | for (n = 0; n < TYPE_NFIELDS (t); n++) | |
3289 | { | |
3290 | falign = arm_type_align (TYPE_FIELD_TYPE (t, n)); | |
3291 | if (falign > align) | |
3292 | align = falign; | |
3293 | } | |
3294 | return align; | |
3295 | } | |
3296 | } | |
3297 | ||
90445bd3 DJ |
3298 | /* Possible base types for a candidate for passing and returning in |
3299 | VFP registers. */ | |
3300 | ||
3301 | enum arm_vfp_cprc_base_type | |
3302 | { | |
3303 | VFP_CPRC_UNKNOWN, | |
3304 | VFP_CPRC_SINGLE, | |
3305 | VFP_CPRC_DOUBLE, | |
3306 | VFP_CPRC_VEC64, | |
3307 | VFP_CPRC_VEC128 | |
3308 | }; | |
3309 | ||
3310 | /* The length of one element of base type B. */ | |
3311 | ||
3312 | static unsigned | |
3313 | arm_vfp_cprc_unit_length (enum arm_vfp_cprc_base_type b) | |
3314 | { | |
3315 | switch (b) | |
3316 | { | |
3317 | case VFP_CPRC_SINGLE: | |
3318 | return 4; | |
3319 | case VFP_CPRC_DOUBLE: | |
3320 | return 8; | |
3321 | case VFP_CPRC_VEC64: | |
3322 | return 8; | |
3323 | case VFP_CPRC_VEC128: | |
3324 | return 16; | |
3325 | default: | |
3326 | internal_error (__FILE__, __LINE__, _("Invalid VFP CPRC type: %d."), | |
3327 | (int) b); | |
3328 | } | |
3329 | } | |
3330 | ||
3331 | /* The character ('s', 'd' or 'q') for the type of VFP register used | |
3332 | for passing base type B. */ | |
3333 | ||
3334 | static int | |
3335 | arm_vfp_cprc_reg_char (enum arm_vfp_cprc_base_type b) | |
3336 | { | |
3337 | switch (b) | |
3338 | { | |
3339 | case VFP_CPRC_SINGLE: | |
3340 | return 's'; | |
3341 | case VFP_CPRC_DOUBLE: | |
3342 | return 'd'; | |
3343 | case VFP_CPRC_VEC64: | |
3344 | return 'd'; | |
3345 | case VFP_CPRC_VEC128: | |
3346 | return 'q'; | |
3347 | default: | |
3348 | internal_error (__FILE__, __LINE__, _("Invalid VFP CPRC type: %d."), | |
3349 | (int) b); | |
3350 | } | |
3351 | } | |
3352 | ||
3353 | /* Determine whether T may be part of a candidate for passing and | |
3354 | returning in VFP registers, ignoring the limit on the total number | |
3355 | of components. If *BASE_TYPE is VFP_CPRC_UNKNOWN, set it to the | |
3356 | classification of the first valid component found; if it is not | |
3357 | VFP_CPRC_UNKNOWN, all components must have the same classification | |
3358 | as *BASE_TYPE. If it is found that T contains a type not permitted | |
3359 | for passing and returning in VFP registers, a type differently | |
3360 | classified from *BASE_TYPE, or two types differently classified | |
3361 | from each other, return -1, otherwise return the total number of | |
3362 | base-type elements found (possibly 0 in an empty structure or | |
3363 | array). Vectors and complex types are not currently supported, | |
3364 | matching the generic AAPCS support. */ | |
3365 | ||
3366 | static int | |
3367 | arm_vfp_cprc_sub_candidate (struct type *t, | |
3368 | enum arm_vfp_cprc_base_type *base_type) | |
3369 | { | |
3370 | t = check_typedef (t); | |
3371 | switch (TYPE_CODE (t)) | |
3372 | { | |
3373 | case TYPE_CODE_FLT: | |
3374 | switch (TYPE_LENGTH (t)) | |
3375 | { | |
3376 | case 4: | |
3377 | if (*base_type == VFP_CPRC_UNKNOWN) | |
3378 | *base_type = VFP_CPRC_SINGLE; | |
3379 | else if (*base_type != VFP_CPRC_SINGLE) | |
3380 | return -1; | |
3381 | return 1; | |
3382 | ||
3383 | case 8: | |
3384 | if (*base_type == VFP_CPRC_UNKNOWN) | |
3385 | *base_type = VFP_CPRC_DOUBLE; | |
3386 | else if (*base_type != VFP_CPRC_DOUBLE) | |
3387 | return -1; | |
3388 | return 1; | |
3389 | ||
3390 | default: | |
3391 | return -1; | |
3392 | } | |
3393 | break; | |
3394 | ||
3395 | case TYPE_CODE_ARRAY: | |
3396 | { | |
3397 | int count; | |
3398 | unsigned unitlen; | |
3399 | count = arm_vfp_cprc_sub_candidate (TYPE_TARGET_TYPE (t), base_type); | |
3400 | if (count == -1) | |
3401 | return -1; | |
3402 | if (TYPE_LENGTH (t) == 0) | |
3403 | { | |
3404 | gdb_assert (count == 0); | |
3405 | return 0; | |
3406 | } | |
3407 | else if (count == 0) | |
3408 | return -1; | |
3409 | unitlen = arm_vfp_cprc_unit_length (*base_type); | |
3410 | gdb_assert ((TYPE_LENGTH (t) % unitlen) == 0); | |
3411 | return TYPE_LENGTH (t) / unitlen; | |
3412 | } | |
3413 | break; | |
3414 | ||
3415 | case TYPE_CODE_STRUCT: | |
3416 | { | |
3417 | int count = 0; | |
3418 | unsigned unitlen; | |
3419 | int i; | |
3420 | for (i = 0; i < TYPE_NFIELDS (t); i++) | |
3421 | { | |
3422 | int sub_count = arm_vfp_cprc_sub_candidate (TYPE_FIELD_TYPE (t, i), | |
3423 | base_type); | |
3424 | if (sub_count == -1) | |
3425 | return -1; | |
3426 | count += sub_count; | |
3427 | } | |
3428 | if (TYPE_LENGTH (t) == 0) | |
3429 | { | |
3430 | gdb_assert (count == 0); | |
3431 | return 0; | |
3432 | } | |
3433 | else if (count == 0) | |
3434 | return -1; | |
3435 | unitlen = arm_vfp_cprc_unit_length (*base_type); | |
3436 | if (TYPE_LENGTH (t) != unitlen * count) | |
3437 | return -1; | |
3438 | return count; | |
3439 | } | |
3440 | ||
3441 | case TYPE_CODE_UNION: | |
3442 | { | |
3443 | int count = 0; | |
3444 | unsigned unitlen; | |
3445 | int i; | |
3446 | for (i = 0; i < TYPE_NFIELDS (t); i++) | |
3447 | { | |
3448 | int sub_count = arm_vfp_cprc_sub_candidate (TYPE_FIELD_TYPE (t, i), | |
3449 | base_type); | |
3450 | if (sub_count == -1) | |
3451 | return -1; | |
3452 | count = (count > sub_count ? count : sub_count); | |
3453 | } | |
3454 | if (TYPE_LENGTH (t) == 0) | |
3455 | { | |
3456 | gdb_assert (count == 0); | |
3457 | return 0; | |
3458 | } | |
3459 | else if (count == 0) | |
3460 | return -1; | |
3461 | unitlen = arm_vfp_cprc_unit_length (*base_type); | |
3462 | if (TYPE_LENGTH (t) != unitlen * count) | |
3463 | return -1; | |
3464 | return count; | |
3465 | } | |
3466 | ||
3467 | default: | |
3468 | break; | |
3469 | } | |
3470 | ||
3471 | return -1; | |
3472 | } | |
3473 | ||
3474 | /* Determine whether T is a VFP co-processor register candidate (CPRC) | |
3475 | if passed to or returned from a non-variadic function with the VFP | |
3476 | ABI in effect. Return 1 if it is, 0 otherwise. If it is, set | |
3477 | *BASE_TYPE to the base type for T and *COUNT to the number of | |
3478 | elements of that base type before returning. */ | |
3479 | ||
3480 | static int | |
3481 | arm_vfp_call_candidate (struct type *t, enum arm_vfp_cprc_base_type *base_type, | |
3482 | int *count) | |
3483 | { | |
3484 | enum arm_vfp_cprc_base_type b = VFP_CPRC_UNKNOWN; | |
3485 | int c = arm_vfp_cprc_sub_candidate (t, &b); | |
3486 | if (c <= 0 || c > 4) | |
3487 | return 0; | |
3488 | *base_type = b; | |
3489 | *count = c; | |
3490 | return 1; | |
3491 | } | |
3492 | ||
3493 | /* Return 1 if the VFP ABI should be used for passing arguments to and | |
3494 | returning values from a function of type FUNC_TYPE, 0 | |
3495 | otherwise. */ | |
3496 | ||
3497 | static int | |
3498 | arm_vfp_abi_for_function (struct gdbarch *gdbarch, struct type *func_type) | |
3499 | { | |
3500 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
3501 | /* Variadic functions always use the base ABI. Assume that functions | |
3502 | without debug info are not variadic. */ | |
3503 | if (func_type && TYPE_VARARGS (check_typedef (func_type))) | |
3504 | return 0; | |
3505 | /* The VFP ABI is only supported as a variant of AAPCS. */ | |
3506 | if (tdep->arm_abi != ARM_ABI_AAPCS) | |
3507 | return 0; | |
3508 | return gdbarch_tdep (gdbarch)->fp_model == ARM_FLOAT_VFP; | |
3509 | } | |
3510 | ||
3511 | /* We currently only support passing parameters in integer registers, which | |
3512 | conforms with GCC's default model, and VFP argument passing following | |
3513 | the VFP variant of AAPCS. Several other variants exist and | |
2dd604e7 RE |
3514 | we should probably support some of them based on the selected ABI. */ |
3515 | ||
3516 | static CORE_ADDR | |
7d9b040b | 3517 | arm_push_dummy_call (struct gdbarch *gdbarch, struct value *function, |
6a65450a AC |
3518 | struct regcache *regcache, CORE_ADDR bp_addr, int nargs, |
3519 | struct value **args, CORE_ADDR sp, int struct_return, | |
3520 | CORE_ADDR struct_addr) | |
2dd604e7 | 3521 | { |
e17a4113 | 3522 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
2dd604e7 RE |
3523 | int argnum; |
3524 | int argreg; | |
3525 | int nstack; | |
3526 | struct stack_item *si = NULL; | |
90445bd3 DJ |
3527 | int use_vfp_abi; |
3528 | struct type *ftype; | |
3529 | unsigned vfp_regs_free = (1 << 16) - 1; | |
3530 | ||
3531 | /* Determine the type of this function and whether the VFP ABI | |
3532 | applies. */ | |
3533 | ftype = check_typedef (value_type (function)); | |
3534 | if (TYPE_CODE (ftype) == TYPE_CODE_PTR) | |
3535 | ftype = check_typedef (TYPE_TARGET_TYPE (ftype)); | |
3536 | use_vfp_abi = arm_vfp_abi_for_function (gdbarch, ftype); | |
2dd604e7 | 3537 | |
6a65450a AC |
3538 | /* Set the return address. For the ARM, the return breakpoint is |
3539 | always at BP_ADDR. */ | |
9779414d | 3540 | if (arm_pc_is_thumb (gdbarch, bp_addr)) |
9dca5578 | 3541 | bp_addr |= 1; |
6a65450a | 3542 | regcache_cooked_write_unsigned (regcache, ARM_LR_REGNUM, bp_addr); |
2dd604e7 RE |
3543 | |
3544 | /* Walk through the list of args and determine how large a temporary | |
3545 | stack is required. Need to take care here as structs may be | |
3546 | passed on the stack, and we have to to push them. */ | |
3547 | nstack = 0; | |
3548 | ||
3549 | argreg = ARM_A1_REGNUM; | |
3550 | nstack = 0; | |
3551 | ||
2dd604e7 RE |
3552 | /* The struct_return pointer occupies the first parameter |
3553 | passing register. */ | |
3554 | if (struct_return) | |
3555 | { | |
3556 | if (arm_debug) | |
5af949e3 | 3557 | fprintf_unfiltered (gdb_stdlog, "struct return in %s = %s\n", |
2af46ca0 | 3558 | gdbarch_register_name (gdbarch, argreg), |
5af949e3 | 3559 | paddress (gdbarch, struct_addr)); |
2dd604e7 RE |
3560 | regcache_cooked_write_unsigned (regcache, argreg, struct_addr); |
3561 | argreg++; | |
3562 | } | |
3563 | ||
3564 | for (argnum = 0; argnum < nargs; argnum++) | |
3565 | { | |
3566 | int len; | |
3567 | struct type *arg_type; | |
3568 | struct type *target_type; | |
3569 | enum type_code typecode; | |
8c6363cf | 3570 | const bfd_byte *val; |
2af48f68 | 3571 | int align; |
90445bd3 DJ |
3572 | enum arm_vfp_cprc_base_type vfp_base_type; |
3573 | int vfp_base_count; | |
3574 | int may_use_core_reg = 1; | |
2dd604e7 | 3575 | |
df407dfe | 3576 | arg_type = check_typedef (value_type (args[argnum])); |
2dd604e7 RE |
3577 | len = TYPE_LENGTH (arg_type); |
3578 | target_type = TYPE_TARGET_TYPE (arg_type); | |
3579 | typecode = TYPE_CODE (arg_type); | |
8c6363cf | 3580 | val = value_contents (args[argnum]); |
2dd604e7 | 3581 | |
2af48f68 PB |
3582 | align = arm_type_align (arg_type); |
3583 | /* Round alignment up to a whole number of words. */ | |
3584 | align = (align + INT_REGISTER_SIZE - 1) & ~(INT_REGISTER_SIZE - 1); | |
3585 | /* Different ABIs have different maximum alignments. */ | |
3586 | if (gdbarch_tdep (gdbarch)->arm_abi == ARM_ABI_APCS) | |
3587 | { | |
3588 | /* The APCS ABI only requires word alignment. */ | |
3589 | align = INT_REGISTER_SIZE; | |
3590 | } | |
3591 | else | |
3592 | { | |
3593 | /* The AAPCS requires at most doubleword alignment. */ | |
3594 | if (align > INT_REGISTER_SIZE * 2) | |
3595 | align = INT_REGISTER_SIZE * 2; | |
3596 | } | |
3597 | ||
90445bd3 DJ |
3598 | if (use_vfp_abi |
3599 | && arm_vfp_call_candidate (arg_type, &vfp_base_type, | |
3600 | &vfp_base_count)) | |
3601 | { | |
3602 | int regno; | |
3603 | int unit_length; | |
3604 | int shift; | |
3605 | unsigned mask; | |
3606 | ||
3607 | /* Because this is a CPRC it cannot go in a core register or | |
3608 | cause a core register to be skipped for alignment. | |
3609 | Either it goes in VFP registers and the rest of this loop | |
3610 | iteration is skipped for this argument, or it goes on the | |
3611 | stack (and the stack alignment code is correct for this | |
3612 | case). */ | |
3613 | may_use_core_reg = 0; | |
3614 | ||
3615 | unit_length = arm_vfp_cprc_unit_length (vfp_base_type); | |
3616 | shift = unit_length / 4; | |
3617 | mask = (1 << (shift * vfp_base_count)) - 1; | |
3618 | for (regno = 0; regno < 16; regno += shift) | |
3619 | if (((vfp_regs_free >> regno) & mask) == mask) | |
3620 | break; | |
3621 | ||
3622 | if (regno < 16) | |
3623 | { | |
3624 | int reg_char; | |
3625 | int reg_scaled; | |
3626 | int i; | |
3627 | ||
3628 | vfp_regs_free &= ~(mask << regno); | |
3629 | reg_scaled = regno / shift; | |
3630 | reg_char = arm_vfp_cprc_reg_char (vfp_base_type); | |
3631 | for (i = 0; i < vfp_base_count; i++) | |
3632 | { | |
3633 | char name_buf[4]; | |
3634 | int regnum; | |
58d6951d DJ |
3635 | if (reg_char == 'q') |
3636 | arm_neon_quad_write (gdbarch, regcache, reg_scaled + i, | |
90445bd3 | 3637 | val + i * unit_length); |
58d6951d DJ |
3638 | else |
3639 | { | |
3640 | sprintf (name_buf, "%c%d", reg_char, reg_scaled + i); | |
3641 | regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, | |
3642 | strlen (name_buf)); | |
3643 | regcache_cooked_write (regcache, regnum, | |
3644 | val + i * unit_length); | |
3645 | } | |
90445bd3 DJ |
3646 | } |
3647 | continue; | |
3648 | } | |
3649 | else | |
3650 | { | |
3651 | /* This CPRC could not go in VFP registers, so all VFP | |
3652 | registers are now marked as used. */ | |
3653 | vfp_regs_free = 0; | |
3654 | } | |
3655 | } | |
3656 | ||
2af48f68 PB |
3657 | /* Push stack padding for dowubleword alignment. */ |
3658 | if (nstack & (align - 1)) | |
3659 | { | |
3660 | si = push_stack_item (si, val, INT_REGISTER_SIZE); | |
3661 | nstack += INT_REGISTER_SIZE; | |
3662 | } | |
3663 | ||
3664 | /* Doubleword aligned quantities must go in even register pairs. */ | |
90445bd3 DJ |
3665 | if (may_use_core_reg |
3666 | && argreg <= ARM_LAST_ARG_REGNUM | |
2af48f68 PB |
3667 | && align > INT_REGISTER_SIZE |
3668 | && argreg & 1) | |
3669 | argreg++; | |
3670 | ||
2dd604e7 RE |
3671 | /* If the argument is a pointer to a function, and it is a |
3672 | Thumb function, create a LOCAL copy of the value and set | |
3673 | the THUMB bit in it. */ | |
3674 | if (TYPE_CODE_PTR == typecode | |
3675 | && target_type != NULL | |
f96b8fa0 | 3676 | && TYPE_CODE_FUNC == TYPE_CODE (check_typedef (target_type))) |
2dd604e7 | 3677 | { |
e17a4113 | 3678 | CORE_ADDR regval = extract_unsigned_integer (val, len, byte_order); |
9779414d | 3679 | if (arm_pc_is_thumb (gdbarch, regval)) |
2dd604e7 | 3680 | { |
8c6363cf TT |
3681 | bfd_byte *copy = alloca (len); |
3682 | store_unsigned_integer (copy, len, byte_order, | |
e17a4113 | 3683 | MAKE_THUMB_ADDR (regval)); |
8c6363cf | 3684 | val = copy; |
2dd604e7 RE |
3685 | } |
3686 | } | |
3687 | ||
3688 | /* Copy the argument to general registers or the stack in | |
3689 | register-sized pieces. Large arguments are split between | |
3690 | registers and stack. */ | |
3691 | while (len > 0) | |
3692 | { | |
f0c9063c | 3693 | int partial_len = len < INT_REGISTER_SIZE ? len : INT_REGISTER_SIZE; |
2dd604e7 | 3694 | |
90445bd3 | 3695 | if (may_use_core_reg && argreg <= ARM_LAST_ARG_REGNUM) |
2dd604e7 RE |
3696 | { |
3697 | /* The argument is being passed in a general purpose | |
3698 | register. */ | |
e17a4113 UW |
3699 | CORE_ADDR regval |
3700 | = extract_unsigned_integer (val, partial_len, byte_order); | |
3701 | if (byte_order == BFD_ENDIAN_BIG) | |
8bf8793c | 3702 | regval <<= (INT_REGISTER_SIZE - partial_len) * 8; |
2dd604e7 RE |
3703 | if (arm_debug) |
3704 | fprintf_unfiltered (gdb_stdlog, "arg %d in %s = 0x%s\n", | |
c9f4d572 UW |
3705 | argnum, |
3706 | gdbarch_register_name | |
2af46ca0 | 3707 | (gdbarch, argreg), |
f0c9063c | 3708 | phex (regval, INT_REGISTER_SIZE)); |
2dd604e7 RE |
3709 | regcache_cooked_write_unsigned (regcache, argreg, regval); |
3710 | argreg++; | |
3711 | } | |
3712 | else | |
3713 | { | |
3714 | /* Push the arguments onto the stack. */ | |
3715 | if (arm_debug) | |
3716 | fprintf_unfiltered (gdb_stdlog, "arg %d @ sp + %d\n", | |
3717 | argnum, nstack); | |
f0c9063c UW |
3718 | si = push_stack_item (si, val, INT_REGISTER_SIZE); |
3719 | nstack += INT_REGISTER_SIZE; | |
2dd604e7 RE |
3720 | } |
3721 | ||
3722 | len -= partial_len; | |
3723 | val += partial_len; | |
3724 | } | |
3725 | } | |
3726 | /* If we have an odd number of words to push, then decrement the stack | |
3727 | by one word now, so first stack argument will be dword aligned. */ | |
3728 | if (nstack & 4) | |
3729 | sp -= 4; | |
3730 | ||
3731 | while (si) | |
3732 | { | |
3733 | sp -= si->len; | |
3734 | write_memory (sp, si->data, si->len); | |
3735 | si = pop_stack_item (si); | |
3736 | } | |
3737 | ||
3738 | /* Finally, update teh SP register. */ | |
3739 | regcache_cooked_write_unsigned (regcache, ARM_SP_REGNUM, sp); | |
3740 | ||
3741 | return sp; | |
3742 | } | |
3743 | ||
f53f0d0b PB |
3744 | |
3745 | /* Always align the frame to an 8-byte boundary. This is required on | |
3746 | some platforms and harmless on the rest. */ | |
3747 | ||
3748 | static CORE_ADDR | |
3749 | arm_frame_align (struct gdbarch *gdbarch, CORE_ADDR sp) | |
3750 | { | |
3751 | /* Align the stack to eight bytes. */ | |
3752 | return sp & ~ (CORE_ADDR) 7; | |
3753 | } | |
3754 | ||
c906108c | 3755 | static void |
ed9a39eb | 3756 | print_fpu_flags (int flags) |
c906108c | 3757 | { |
c5aa993b JM |
3758 | if (flags & (1 << 0)) |
3759 | fputs ("IVO ", stdout); | |
3760 | if (flags & (1 << 1)) | |
3761 | fputs ("DVZ ", stdout); | |
3762 | if (flags & (1 << 2)) | |
3763 | fputs ("OFL ", stdout); | |
3764 | if (flags & (1 << 3)) | |
3765 | fputs ("UFL ", stdout); | |
3766 | if (flags & (1 << 4)) | |
3767 | fputs ("INX ", stdout); | |
3768 | putchar ('\n'); | |
c906108c SS |
3769 | } |
3770 | ||
5e74b15c RE |
3771 | /* Print interesting information about the floating point processor |
3772 | (if present) or emulator. */ | |
34e8f22d | 3773 | static void |
d855c300 | 3774 | arm_print_float_info (struct gdbarch *gdbarch, struct ui_file *file, |
23e3a7ac | 3775 | struct frame_info *frame, const char *args) |
c906108c | 3776 | { |
9c9acae0 | 3777 | unsigned long status = get_frame_register_unsigned (frame, ARM_FPS_REGNUM); |
c5aa993b JM |
3778 | int type; |
3779 | ||
3780 | type = (status >> 24) & 127; | |
edefbb7c AC |
3781 | if (status & (1 << 31)) |
3782 | printf (_("Hardware FPU type %d\n"), type); | |
3783 | else | |
3784 | printf (_("Software FPU type %d\n"), type); | |
3785 | /* i18n: [floating point unit] mask */ | |
3786 | fputs (_("mask: "), stdout); | |
c5aa993b | 3787 | print_fpu_flags (status >> 16); |
edefbb7c AC |
3788 | /* i18n: [floating point unit] flags */ |
3789 | fputs (_("flags: "), stdout); | |
c5aa993b | 3790 | print_fpu_flags (status); |
c906108c SS |
3791 | } |
3792 | ||
27067745 UW |
3793 | /* Construct the ARM extended floating point type. */ |
3794 | static struct type * | |
3795 | arm_ext_type (struct gdbarch *gdbarch) | |
3796 | { | |
3797 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
3798 | ||
3799 | if (!tdep->arm_ext_type) | |
3800 | tdep->arm_ext_type | |
e9bb382b | 3801 | = arch_float_type (gdbarch, -1, "builtin_type_arm_ext", |
27067745 UW |
3802 | floatformats_arm_ext); |
3803 | ||
3804 | return tdep->arm_ext_type; | |
3805 | } | |
3806 | ||
58d6951d DJ |
3807 | static struct type * |
3808 | arm_neon_double_type (struct gdbarch *gdbarch) | |
3809 | { | |
3810 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
3811 | ||
3812 | if (tdep->neon_double_type == NULL) | |
3813 | { | |
3814 | struct type *t, *elem; | |
3815 | ||
3816 | t = arch_composite_type (gdbarch, "__gdb_builtin_type_neon_d", | |
3817 | TYPE_CODE_UNION); | |
3818 | elem = builtin_type (gdbarch)->builtin_uint8; | |
3819 | append_composite_type_field (t, "u8", init_vector_type (elem, 8)); | |
3820 | elem = builtin_type (gdbarch)->builtin_uint16; | |
3821 | append_composite_type_field (t, "u16", init_vector_type (elem, 4)); | |
3822 | elem = builtin_type (gdbarch)->builtin_uint32; | |
3823 | append_composite_type_field (t, "u32", init_vector_type (elem, 2)); | |
3824 | elem = builtin_type (gdbarch)->builtin_uint64; | |
3825 | append_composite_type_field (t, "u64", elem); | |
3826 | elem = builtin_type (gdbarch)->builtin_float; | |
3827 | append_composite_type_field (t, "f32", init_vector_type (elem, 2)); | |
3828 | elem = builtin_type (gdbarch)->builtin_double; | |
3829 | append_composite_type_field (t, "f64", elem); | |
3830 | ||
3831 | TYPE_VECTOR (t) = 1; | |
3832 | TYPE_NAME (t) = "neon_d"; | |
3833 | tdep->neon_double_type = t; | |
3834 | } | |
3835 | ||
3836 | return tdep->neon_double_type; | |
3837 | } | |
3838 | ||
3839 | /* FIXME: The vector types are not correctly ordered on big-endian | |
3840 | targets. Just as s0 is the low bits of d0, d0[0] is also the low | |
3841 | bits of d0 - regardless of what unit size is being held in d0. So | |
3842 | the offset of the first uint8 in d0 is 7, but the offset of the | |
3843 | first float is 4. This code works as-is for little-endian | |
3844 | targets. */ | |
3845 | ||
3846 | static struct type * | |
3847 | arm_neon_quad_type (struct gdbarch *gdbarch) | |
3848 | { | |
3849 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
3850 | ||
3851 | if (tdep->neon_quad_type == NULL) | |
3852 | { | |
3853 | struct type *t, *elem; | |
3854 | ||
3855 | t = arch_composite_type (gdbarch, "__gdb_builtin_type_neon_q", | |
3856 | TYPE_CODE_UNION); | |
3857 | elem = builtin_type (gdbarch)->builtin_uint8; | |
3858 | append_composite_type_field (t, "u8", init_vector_type (elem, 16)); | |
3859 | elem = builtin_type (gdbarch)->builtin_uint16; | |
3860 | append_composite_type_field (t, "u16", init_vector_type (elem, 8)); | |
3861 | elem = builtin_type (gdbarch)->builtin_uint32; | |
3862 | append_composite_type_field (t, "u32", init_vector_type (elem, 4)); | |
3863 | elem = builtin_type (gdbarch)->builtin_uint64; | |
3864 | append_composite_type_field (t, "u64", init_vector_type (elem, 2)); | |
3865 | elem = builtin_type (gdbarch)->builtin_float; | |
3866 | append_composite_type_field (t, "f32", init_vector_type (elem, 4)); | |
3867 | elem = builtin_type (gdbarch)->builtin_double; | |
3868 | append_composite_type_field (t, "f64", init_vector_type (elem, 2)); | |
3869 | ||
3870 | TYPE_VECTOR (t) = 1; | |
3871 | TYPE_NAME (t) = "neon_q"; | |
3872 | tdep->neon_quad_type = t; | |
3873 | } | |
3874 | ||
3875 | return tdep->neon_quad_type; | |
3876 | } | |
3877 | ||
34e8f22d RE |
3878 | /* Return the GDB type object for the "standard" data type of data in |
3879 | register N. */ | |
3880 | ||
3881 | static struct type * | |
7a5ea0d4 | 3882 | arm_register_type (struct gdbarch *gdbarch, int regnum) |
032758dc | 3883 | { |
58d6951d DJ |
3884 | int num_regs = gdbarch_num_regs (gdbarch); |
3885 | ||
3886 | if (gdbarch_tdep (gdbarch)->have_vfp_pseudos | |
3887 | && regnum >= num_regs && regnum < num_regs + 32) | |
3888 | return builtin_type (gdbarch)->builtin_float; | |
3889 | ||
3890 | if (gdbarch_tdep (gdbarch)->have_neon_pseudos | |
3891 | && regnum >= num_regs + 32 && regnum < num_regs + 32 + 16) | |
3892 | return arm_neon_quad_type (gdbarch); | |
3893 | ||
3894 | /* If the target description has register information, we are only | |
3895 | in this function so that we can override the types of | |
3896 | double-precision registers for NEON. */ | |
3897 | if (tdesc_has_registers (gdbarch_target_desc (gdbarch))) | |
3898 | { | |
3899 | struct type *t = tdesc_register_type (gdbarch, regnum); | |
3900 | ||
3901 | if (regnum >= ARM_D0_REGNUM && regnum < ARM_D0_REGNUM + 32 | |
3902 | && TYPE_CODE (t) == TYPE_CODE_FLT | |
3903 | && gdbarch_tdep (gdbarch)->have_neon) | |
3904 | return arm_neon_double_type (gdbarch); | |
3905 | else | |
3906 | return t; | |
3907 | } | |
3908 | ||
34e8f22d | 3909 | if (regnum >= ARM_F0_REGNUM && regnum < ARM_F0_REGNUM + NUM_FREGS) |
58d6951d DJ |
3910 | { |
3911 | if (!gdbarch_tdep (gdbarch)->have_fpa_registers) | |
3912 | return builtin_type (gdbarch)->builtin_void; | |
3913 | ||
3914 | return arm_ext_type (gdbarch); | |
3915 | } | |
e4c16157 | 3916 | else if (regnum == ARM_SP_REGNUM) |
0dfff4cb | 3917 | return builtin_type (gdbarch)->builtin_data_ptr; |
e4c16157 | 3918 | else if (regnum == ARM_PC_REGNUM) |
0dfff4cb | 3919 | return builtin_type (gdbarch)->builtin_func_ptr; |
ff6f572f DJ |
3920 | else if (regnum >= ARRAY_SIZE (arm_register_names)) |
3921 | /* These registers are only supported on targets which supply | |
3922 | an XML description. */ | |
df4df182 | 3923 | return builtin_type (gdbarch)->builtin_int0; |
032758dc | 3924 | else |
df4df182 | 3925 | return builtin_type (gdbarch)->builtin_uint32; |
032758dc AC |
3926 | } |
3927 | ||
ff6f572f DJ |
3928 | /* Map a DWARF register REGNUM onto the appropriate GDB register |
3929 | number. */ | |
3930 | ||
3931 | static int | |
d3f73121 | 3932 | arm_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg) |
ff6f572f DJ |
3933 | { |
3934 | /* Core integer regs. */ | |
3935 | if (reg >= 0 && reg <= 15) | |
3936 | return reg; | |
3937 | ||
3938 | /* Legacy FPA encoding. These were once used in a way which | |
3939 | overlapped with VFP register numbering, so their use is | |
3940 | discouraged, but GDB doesn't support the ARM toolchain | |
3941 | which used them for VFP. */ | |
3942 | if (reg >= 16 && reg <= 23) | |
3943 | return ARM_F0_REGNUM + reg - 16; | |
3944 | ||
3945 | /* New assignments for the FPA registers. */ | |
3946 | if (reg >= 96 && reg <= 103) | |
3947 | return ARM_F0_REGNUM + reg - 96; | |
3948 | ||
3949 | /* WMMX register assignments. */ | |
3950 | if (reg >= 104 && reg <= 111) | |
3951 | return ARM_WCGR0_REGNUM + reg - 104; | |
3952 | ||
3953 | if (reg >= 112 && reg <= 127) | |
3954 | return ARM_WR0_REGNUM + reg - 112; | |
3955 | ||
3956 | if (reg >= 192 && reg <= 199) | |
3957 | return ARM_WC0_REGNUM + reg - 192; | |
3958 | ||
58d6951d DJ |
3959 | /* VFP v2 registers. A double precision value is actually |
3960 | in d1 rather than s2, but the ABI only defines numbering | |
3961 | for the single precision registers. This will "just work" | |
3962 | in GDB for little endian targets (we'll read eight bytes, | |
3963 | starting in s0 and then progressing to s1), but will be | |
3964 | reversed on big endian targets with VFP. This won't | |
3965 | be a problem for the new Neon quad registers; you're supposed | |
3966 | to use DW_OP_piece for those. */ | |
3967 | if (reg >= 64 && reg <= 95) | |
3968 | { | |
3969 | char name_buf[4]; | |
3970 | ||
3971 | sprintf (name_buf, "s%d", reg - 64); | |
3972 | return user_reg_map_name_to_regnum (gdbarch, name_buf, | |
3973 | strlen (name_buf)); | |
3974 | } | |
3975 | ||
3976 | /* VFP v3 / Neon registers. This range is also used for VFP v2 | |
3977 | registers, except that it now describes d0 instead of s0. */ | |
3978 | if (reg >= 256 && reg <= 287) | |
3979 | { | |
3980 | char name_buf[4]; | |
3981 | ||
3982 | sprintf (name_buf, "d%d", reg - 256); | |
3983 | return user_reg_map_name_to_regnum (gdbarch, name_buf, | |
3984 | strlen (name_buf)); | |
3985 | } | |
3986 | ||
ff6f572f DJ |
3987 | return -1; |
3988 | } | |
3989 | ||
26216b98 AC |
3990 | /* Map GDB internal REGNUM onto the Arm simulator register numbers. */ |
3991 | static int | |
e7faf938 | 3992 | arm_register_sim_regno (struct gdbarch *gdbarch, int regnum) |
26216b98 AC |
3993 | { |
3994 | int reg = regnum; | |
e7faf938 | 3995 | gdb_assert (reg >= 0 && reg < gdbarch_num_regs (gdbarch)); |
26216b98 | 3996 | |
ff6f572f DJ |
3997 | if (regnum >= ARM_WR0_REGNUM && regnum <= ARM_WR15_REGNUM) |
3998 | return regnum - ARM_WR0_REGNUM + SIM_ARM_IWMMXT_COP0R0_REGNUM; | |
3999 | ||
4000 | if (regnum >= ARM_WC0_REGNUM && regnum <= ARM_WC7_REGNUM) | |
4001 | return regnum - ARM_WC0_REGNUM + SIM_ARM_IWMMXT_COP1R0_REGNUM; | |
4002 | ||
4003 | if (regnum >= ARM_WCGR0_REGNUM && regnum <= ARM_WCGR7_REGNUM) | |
4004 | return regnum - ARM_WCGR0_REGNUM + SIM_ARM_IWMMXT_COP1R8_REGNUM; | |
4005 | ||
26216b98 AC |
4006 | if (reg < NUM_GREGS) |
4007 | return SIM_ARM_R0_REGNUM + reg; | |
4008 | reg -= NUM_GREGS; | |
4009 | ||
4010 | if (reg < NUM_FREGS) | |
4011 | return SIM_ARM_FP0_REGNUM + reg; | |
4012 | reg -= NUM_FREGS; | |
4013 | ||
4014 | if (reg < NUM_SREGS) | |
4015 | return SIM_ARM_FPS_REGNUM + reg; | |
4016 | reg -= NUM_SREGS; | |
4017 | ||
edefbb7c | 4018 | internal_error (__FILE__, __LINE__, _("Bad REGNUM %d"), regnum); |
26216b98 | 4019 | } |
34e8f22d | 4020 | |
a37b3cc0 AC |
4021 | /* NOTE: cagney/2001-08-20: Both convert_from_extended() and |
4022 | convert_to_extended() use floatformat_arm_ext_littlebyte_bigword. | |
4023 | It is thought that this is is the floating-point register format on | |
4024 | little-endian systems. */ | |
c906108c | 4025 | |
ed9a39eb | 4026 | static void |
b508a996 | 4027 | convert_from_extended (const struct floatformat *fmt, const void *ptr, |
be8626e0 | 4028 | void *dbl, int endianess) |
c906108c | 4029 | { |
a37b3cc0 | 4030 | DOUBLEST d; |
be8626e0 MD |
4031 | |
4032 | if (endianess == BFD_ENDIAN_BIG) | |
a37b3cc0 AC |
4033 | floatformat_to_doublest (&floatformat_arm_ext_big, ptr, &d); |
4034 | else | |
4035 | floatformat_to_doublest (&floatformat_arm_ext_littlebyte_bigword, | |
4036 | ptr, &d); | |
b508a996 | 4037 | floatformat_from_doublest (fmt, &d, dbl); |
c906108c SS |
4038 | } |
4039 | ||
34e8f22d | 4040 | static void |
be8626e0 MD |
4041 | convert_to_extended (const struct floatformat *fmt, void *dbl, const void *ptr, |
4042 | int endianess) | |
c906108c | 4043 | { |
a37b3cc0 | 4044 | DOUBLEST d; |
be8626e0 | 4045 | |
b508a996 | 4046 | floatformat_to_doublest (fmt, ptr, &d); |
be8626e0 | 4047 | if (endianess == BFD_ENDIAN_BIG) |
a37b3cc0 AC |
4048 | floatformat_from_doublest (&floatformat_arm_ext_big, &d, dbl); |
4049 | else | |
4050 | floatformat_from_doublest (&floatformat_arm_ext_littlebyte_bigword, | |
4051 | &d, dbl); | |
c906108c | 4052 | } |
ed9a39eb | 4053 | |
c906108c | 4054 | static int |
ed9a39eb | 4055 | condition_true (unsigned long cond, unsigned long status_reg) |
c906108c SS |
4056 | { |
4057 | if (cond == INST_AL || cond == INST_NV) | |
4058 | return 1; | |
4059 | ||
4060 | switch (cond) | |
4061 | { | |
4062 | case INST_EQ: | |
4063 | return ((status_reg & FLAG_Z) != 0); | |
4064 | case INST_NE: | |
4065 | return ((status_reg & FLAG_Z) == 0); | |
4066 | case INST_CS: | |
4067 | return ((status_reg & FLAG_C) != 0); | |
4068 | case INST_CC: | |
4069 | return ((status_reg & FLAG_C) == 0); | |
4070 | case INST_MI: | |
4071 | return ((status_reg & FLAG_N) != 0); | |
4072 | case INST_PL: | |
4073 | return ((status_reg & FLAG_N) == 0); | |
4074 | case INST_VS: | |
4075 | return ((status_reg & FLAG_V) != 0); | |
4076 | case INST_VC: | |
4077 | return ((status_reg & FLAG_V) == 0); | |
4078 | case INST_HI: | |
4079 | return ((status_reg & (FLAG_C | FLAG_Z)) == FLAG_C); | |
4080 | case INST_LS: | |
4081 | return ((status_reg & (FLAG_C | FLAG_Z)) != FLAG_C); | |
4082 | case INST_GE: | |
4083 | return (((status_reg & FLAG_N) == 0) == ((status_reg & FLAG_V) == 0)); | |
4084 | case INST_LT: | |
4085 | return (((status_reg & FLAG_N) == 0) != ((status_reg & FLAG_V) == 0)); | |
4086 | case INST_GT: | |
f8bf5763 PM |
4087 | return (((status_reg & FLAG_Z) == 0) |
4088 | && (((status_reg & FLAG_N) == 0) | |
4089 | == ((status_reg & FLAG_V) == 0))); | |
c906108c | 4090 | case INST_LE: |
f8bf5763 PM |
4091 | return (((status_reg & FLAG_Z) != 0) |
4092 | || (((status_reg & FLAG_N) == 0) | |
4093 | != ((status_reg & FLAG_V) == 0))); | |
c906108c SS |
4094 | } |
4095 | return 1; | |
4096 | } | |
4097 | ||
c906108c | 4098 | static unsigned long |
0b1b3e42 UW |
4099 | shifted_reg_val (struct frame_info *frame, unsigned long inst, int carry, |
4100 | unsigned long pc_val, unsigned long status_reg) | |
c906108c SS |
4101 | { |
4102 | unsigned long res, shift; | |
4103 | int rm = bits (inst, 0, 3); | |
4104 | unsigned long shifttype = bits (inst, 5, 6); | |
c5aa993b JM |
4105 | |
4106 | if (bit (inst, 4)) | |
c906108c SS |
4107 | { |
4108 | int rs = bits (inst, 8, 11); | |
0b1b3e42 UW |
4109 | shift = (rs == 15 ? pc_val + 8 |
4110 | : get_frame_register_unsigned (frame, rs)) & 0xFF; | |
c906108c SS |
4111 | } |
4112 | else | |
4113 | shift = bits (inst, 7, 11); | |
c5aa993b JM |
4114 | |
4115 | res = (rm == 15 | |
0d39a070 | 4116 | ? (pc_val + (bit (inst, 4) ? 12 : 8)) |
0b1b3e42 | 4117 | : get_frame_register_unsigned (frame, rm)); |
c906108c SS |
4118 | |
4119 | switch (shifttype) | |
4120 | { | |
c5aa993b | 4121 | case 0: /* LSL */ |
c906108c SS |
4122 | res = shift >= 32 ? 0 : res << shift; |
4123 | break; | |
c5aa993b JM |
4124 | |
4125 | case 1: /* LSR */ | |
c906108c SS |
4126 | res = shift >= 32 ? 0 : res >> shift; |
4127 | break; | |
4128 | ||
c5aa993b JM |
4129 | case 2: /* ASR */ |
4130 | if (shift >= 32) | |
4131 | shift = 31; | |
c906108c SS |
4132 | res = ((res & 0x80000000L) |
4133 | ? ~((~res) >> shift) : res >> shift); | |
4134 | break; | |
4135 | ||
c5aa993b | 4136 | case 3: /* ROR/RRX */ |
c906108c SS |
4137 | shift &= 31; |
4138 | if (shift == 0) | |
4139 | res = (res >> 1) | (carry ? 0x80000000L : 0); | |
4140 | else | |
c5aa993b | 4141 | res = (res >> shift) | (res << (32 - shift)); |
c906108c SS |
4142 | break; |
4143 | } | |
4144 | ||
4145 | return res & 0xffffffff; | |
4146 | } | |
4147 | ||
c906108c SS |
4148 | /* Return number of 1-bits in VAL. */ |
4149 | ||
4150 | static int | |
ed9a39eb | 4151 | bitcount (unsigned long val) |
c906108c SS |
4152 | { |
4153 | int nbits; | |
4154 | for (nbits = 0; val != 0; nbits++) | |
0963b4bd | 4155 | val &= val - 1; /* Delete rightmost 1-bit in val. */ |
c906108c SS |
4156 | return nbits; |
4157 | } | |
4158 | ||
177321bd DJ |
4159 | /* Return the size in bytes of the complete Thumb instruction whose |
4160 | first halfword is INST1. */ | |
4161 | ||
4162 | static int | |
4163 | thumb_insn_size (unsigned short inst1) | |
4164 | { | |
4165 | if ((inst1 & 0xe000) == 0xe000 && (inst1 & 0x1800) != 0) | |
4166 | return 4; | |
4167 | else | |
4168 | return 2; | |
4169 | } | |
4170 | ||
4171 | static int | |
4172 | thumb_advance_itstate (unsigned int itstate) | |
4173 | { | |
4174 | /* Preserve IT[7:5], the first three bits of the condition. Shift | |
4175 | the upcoming condition flags left by one bit. */ | |
4176 | itstate = (itstate & 0xe0) | ((itstate << 1) & 0x1f); | |
4177 | ||
4178 | /* If we have finished the IT block, clear the state. */ | |
4179 | if ((itstate & 0x0f) == 0) | |
4180 | itstate = 0; | |
4181 | ||
4182 | return itstate; | |
4183 | } | |
4184 | ||
4185 | /* Find the next PC after the current instruction executes. In some | |
4186 | cases we can not statically determine the answer (see the IT state | |
4187 | handling in this function); in that case, a breakpoint may be | |
4188 | inserted in addition to the returned PC, which will be used to set | |
4189 | another breakpoint by our caller. */ | |
4190 | ||
ad527d2e | 4191 | static CORE_ADDR |
50e98be4 | 4192 | thumb_get_next_pc_raw (struct frame_info *frame, CORE_ADDR pc, int insert_bkpt) |
c906108c | 4193 | { |
2af46ca0 | 4194 | struct gdbarch *gdbarch = get_frame_arch (frame); |
177321bd | 4195 | struct address_space *aspace = get_frame_address_space (frame); |
e17a4113 UW |
4196 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
4197 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
c5aa993b | 4198 | unsigned long pc_val = ((unsigned long) pc) + 4; /* PC after prefetch */ |
e17a4113 | 4199 | unsigned short inst1; |
0963b4bd | 4200 | CORE_ADDR nextpc = pc + 2; /* Default is next instruction. */ |
c906108c | 4201 | unsigned long offset; |
177321bd | 4202 | ULONGEST status, itstate; |
c906108c | 4203 | |
50e98be4 DJ |
4204 | nextpc = MAKE_THUMB_ADDR (nextpc); |
4205 | pc_val = MAKE_THUMB_ADDR (pc_val); | |
4206 | ||
e17a4113 | 4207 | inst1 = read_memory_unsigned_integer (pc, 2, byte_order_for_code); |
9d4fde75 | 4208 | |
9dca5578 DJ |
4209 | /* Thumb-2 conditional execution support. There are eight bits in |
4210 | the CPSR which describe conditional execution state. Once | |
4211 | reconstructed (they're in a funny order), the low five bits | |
4212 | describe the low bit of the condition for each instruction and | |
4213 | how many instructions remain. The high three bits describe the | |
4214 | base condition. One of the low four bits will be set if an IT | |
4215 | block is active. These bits read as zero on earlier | |
4216 | processors. */ | |
4217 | status = get_frame_register_unsigned (frame, ARM_PS_REGNUM); | |
177321bd | 4218 | itstate = ((status >> 8) & 0xfc) | ((status >> 25) & 0x3); |
9dca5578 | 4219 | |
177321bd DJ |
4220 | /* If-Then handling. On GNU/Linux, where this routine is used, we |
4221 | use an undefined instruction as a breakpoint. Unlike BKPT, IT | |
4222 | can disable execution of the undefined instruction. So we might | |
4223 | miss the breakpoint if we set it on a skipped conditional | |
4224 | instruction. Because conditional instructions can change the | |
4225 | flags, affecting the execution of further instructions, we may | |
4226 | need to set two breakpoints. */ | |
9dca5578 | 4227 | |
177321bd DJ |
4228 | if (gdbarch_tdep (gdbarch)->thumb2_breakpoint != NULL) |
4229 | { | |
4230 | if ((inst1 & 0xff00) == 0xbf00 && (inst1 & 0x000f) != 0) | |
4231 | { | |
4232 | /* An IT instruction. Because this instruction does not | |
4233 | modify the flags, we can accurately predict the next | |
4234 | executed instruction. */ | |
4235 | itstate = inst1 & 0x00ff; | |
4236 | pc += thumb_insn_size (inst1); | |
4237 | ||
4238 | while (itstate != 0 && ! condition_true (itstate >> 4, status)) | |
4239 | { | |
0963b4bd MS |
4240 | inst1 = read_memory_unsigned_integer (pc, 2, |
4241 | byte_order_for_code); | |
177321bd DJ |
4242 | pc += thumb_insn_size (inst1); |
4243 | itstate = thumb_advance_itstate (itstate); | |
4244 | } | |
4245 | ||
50e98be4 | 4246 | return MAKE_THUMB_ADDR (pc); |
177321bd DJ |
4247 | } |
4248 | else if (itstate != 0) | |
4249 | { | |
4250 | /* We are in a conditional block. Check the condition. */ | |
4251 | if (! condition_true (itstate >> 4, status)) | |
4252 | { | |
4253 | /* Advance to the next executed instruction. */ | |
4254 | pc += thumb_insn_size (inst1); | |
4255 | itstate = thumb_advance_itstate (itstate); | |
4256 | ||
4257 | while (itstate != 0 && ! condition_true (itstate >> 4, status)) | |
4258 | { | |
0963b4bd MS |
4259 | inst1 = read_memory_unsigned_integer (pc, 2, |
4260 | byte_order_for_code); | |
177321bd DJ |
4261 | pc += thumb_insn_size (inst1); |
4262 | itstate = thumb_advance_itstate (itstate); | |
4263 | } | |
4264 | ||
50e98be4 | 4265 | return MAKE_THUMB_ADDR (pc); |
177321bd DJ |
4266 | } |
4267 | else if ((itstate & 0x0f) == 0x08) | |
4268 | { | |
4269 | /* This is the last instruction of the conditional | |
4270 | block, and it is executed. We can handle it normally | |
4271 | because the following instruction is not conditional, | |
4272 | and we must handle it normally because it is | |
4273 | permitted to branch. Fall through. */ | |
4274 | } | |
4275 | else | |
4276 | { | |
4277 | int cond_negated; | |
4278 | ||
4279 | /* There are conditional instructions after this one. | |
4280 | If this instruction modifies the flags, then we can | |
4281 | not predict what the next executed instruction will | |
4282 | be. Fortunately, this instruction is architecturally | |
4283 | forbidden to branch; we know it will fall through. | |
4284 | Start by skipping past it. */ | |
4285 | pc += thumb_insn_size (inst1); | |
4286 | itstate = thumb_advance_itstate (itstate); | |
4287 | ||
4288 | /* Set a breakpoint on the following instruction. */ | |
4289 | gdb_assert ((itstate & 0x0f) != 0); | |
50e98be4 DJ |
4290 | if (insert_bkpt) |
4291 | insert_single_step_breakpoint (gdbarch, aspace, pc); | |
177321bd DJ |
4292 | cond_negated = (itstate >> 4) & 1; |
4293 | ||
4294 | /* Skip all following instructions with the same | |
4295 | condition. If there is a later instruction in the IT | |
4296 | block with the opposite condition, set the other | |
4297 | breakpoint there. If not, then set a breakpoint on | |
4298 | the instruction after the IT block. */ | |
4299 | do | |
4300 | { | |
0963b4bd MS |
4301 | inst1 = read_memory_unsigned_integer (pc, 2, |
4302 | byte_order_for_code); | |
177321bd DJ |
4303 | pc += thumb_insn_size (inst1); |
4304 | itstate = thumb_advance_itstate (itstate); | |
4305 | } | |
4306 | while (itstate != 0 && ((itstate >> 4) & 1) == cond_negated); | |
4307 | ||
50e98be4 | 4308 | return MAKE_THUMB_ADDR (pc); |
177321bd DJ |
4309 | } |
4310 | } | |
4311 | } | |
4312 | else if (itstate & 0x0f) | |
9dca5578 DJ |
4313 | { |
4314 | /* We are in a conditional block. Check the condition. */ | |
177321bd | 4315 | int cond = itstate >> 4; |
9dca5578 DJ |
4316 | |
4317 | if (! condition_true (cond, status)) | |
4318 | { | |
4319 | /* Advance to the next instruction. All the 32-bit | |
4320 | instructions share a common prefix. */ | |
4321 | if ((inst1 & 0xe000) == 0xe000 && (inst1 & 0x1800) != 0) | |
50e98be4 | 4322 | return MAKE_THUMB_ADDR (pc + 4); |
9dca5578 | 4323 | else |
50e98be4 | 4324 | return MAKE_THUMB_ADDR (pc + 2); |
9dca5578 | 4325 | } |
177321bd DJ |
4326 | |
4327 | /* Otherwise, handle the instruction normally. */ | |
9dca5578 DJ |
4328 | } |
4329 | ||
c906108c SS |
4330 | if ((inst1 & 0xff00) == 0xbd00) /* pop {rlist, pc} */ |
4331 | { | |
4332 | CORE_ADDR sp; | |
4333 | ||
4334 | /* Fetch the saved PC from the stack. It's stored above | |
4335 | all of the other registers. */ | |
f0c9063c | 4336 | offset = bitcount (bits (inst1, 0, 7)) * INT_REGISTER_SIZE; |
0b1b3e42 | 4337 | sp = get_frame_register_unsigned (frame, ARM_SP_REGNUM); |
e17a4113 | 4338 | nextpc = read_memory_unsigned_integer (sp + offset, 4, byte_order); |
c906108c SS |
4339 | } |
4340 | else if ((inst1 & 0xf000) == 0xd000) /* conditional branch */ | |
4341 | { | |
c5aa993b | 4342 | unsigned long cond = bits (inst1, 8, 11); |
25b41d01 YQ |
4343 | if (cond == 0x0f) /* 0x0f = SWI */ |
4344 | { | |
4345 | struct gdbarch_tdep *tdep; | |
4346 | tdep = gdbarch_tdep (gdbarch); | |
4347 | ||
4348 | if (tdep->syscall_next_pc != NULL) | |
4349 | nextpc = tdep->syscall_next_pc (frame); | |
4350 | ||
4351 | } | |
4352 | else if (cond != 0x0f && condition_true (cond, status)) | |
c906108c SS |
4353 | nextpc = pc_val + (sbits (inst1, 0, 7) << 1); |
4354 | } | |
4355 | else if ((inst1 & 0xf800) == 0xe000) /* unconditional branch */ | |
4356 | { | |
4357 | nextpc = pc_val + (sbits (inst1, 0, 10) << 1); | |
4358 | } | |
9dca5578 | 4359 | else if ((inst1 & 0xe000) == 0xe000) /* 32-bit instruction */ |
c906108c | 4360 | { |
e17a4113 UW |
4361 | unsigned short inst2; |
4362 | inst2 = read_memory_unsigned_integer (pc + 2, 2, byte_order_for_code); | |
9dca5578 DJ |
4363 | |
4364 | /* Default to the next instruction. */ | |
4365 | nextpc = pc + 4; | |
50e98be4 | 4366 | nextpc = MAKE_THUMB_ADDR (nextpc); |
9dca5578 DJ |
4367 | |
4368 | if ((inst1 & 0xf800) == 0xf000 && (inst2 & 0x8000) == 0x8000) | |
4369 | { | |
4370 | /* Branches and miscellaneous control instructions. */ | |
4371 | ||
4372 | if ((inst2 & 0x1000) != 0 || (inst2 & 0xd001) == 0xc000) | |
4373 | { | |
4374 | /* B, BL, BLX. */ | |
4375 | int j1, j2, imm1, imm2; | |
4376 | ||
4377 | imm1 = sbits (inst1, 0, 10); | |
4378 | imm2 = bits (inst2, 0, 10); | |
4379 | j1 = bit (inst2, 13); | |
4380 | j2 = bit (inst2, 11); | |
4381 | ||
4382 | offset = ((imm1 << 12) + (imm2 << 1)); | |
4383 | offset ^= ((!j2) << 22) | ((!j1) << 23); | |
4384 | ||
4385 | nextpc = pc_val + offset; | |
4386 | /* For BLX make sure to clear the low bits. */ | |
4387 | if (bit (inst2, 12) == 0) | |
4388 | nextpc = nextpc & 0xfffffffc; | |
4389 | } | |
4390 | else if (inst1 == 0xf3de && (inst2 & 0xff00) == 0x3f00) | |
4391 | { | |
4392 | /* SUBS PC, LR, #imm8. */ | |
4393 | nextpc = get_frame_register_unsigned (frame, ARM_LR_REGNUM); | |
4394 | nextpc -= inst2 & 0x00ff; | |
4395 | } | |
4069ebbe | 4396 | else if ((inst2 & 0xd000) == 0x8000 && (inst1 & 0x0380) != 0x0380) |
9dca5578 DJ |
4397 | { |
4398 | /* Conditional branch. */ | |
4399 | if (condition_true (bits (inst1, 6, 9), status)) | |
4400 | { | |
4401 | int sign, j1, j2, imm1, imm2; | |
4402 | ||
4403 | sign = sbits (inst1, 10, 10); | |
4404 | imm1 = bits (inst1, 0, 5); | |
4405 | imm2 = bits (inst2, 0, 10); | |
4406 | j1 = bit (inst2, 13); | |
4407 | j2 = bit (inst2, 11); | |
4408 | ||
4409 | offset = (sign << 20) + (j2 << 19) + (j1 << 18); | |
4410 | offset += (imm1 << 12) + (imm2 << 1); | |
4411 | ||
4412 | nextpc = pc_val + offset; | |
4413 | } | |
4414 | } | |
4415 | } | |
4416 | else if ((inst1 & 0xfe50) == 0xe810) | |
4417 | { | |
4418 | /* Load multiple or RFE. */ | |
4419 | int rn, offset, load_pc = 1; | |
4420 | ||
4421 | rn = bits (inst1, 0, 3); | |
4422 | if (bit (inst1, 7) && !bit (inst1, 8)) | |
4423 | { | |
4424 | /* LDMIA or POP */ | |
4425 | if (!bit (inst2, 15)) | |
4426 | load_pc = 0; | |
4427 | offset = bitcount (inst2) * 4 - 4; | |
4428 | } | |
4429 | else if (!bit (inst1, 7) && bit (inst1, 8)) | |
4430 | { | |
4431 | /* LDMDB */ | |
4432 | if (!bit (inst2, 15)) | |
4433 | load_pc = 0; | |
4434 | offset = -4; | |
4435 | } | |
4436 | else if (bit (inst1, 7) && bit (inst1, 8)) | |
4437 | { | |
4438 | /* RFEIA */ | |
4439 | offset = 0; | |
4440 | } | |
4441 | else if (!bit (inst1, 7) && !bit (inst1, 8)) | |
4442 | { | |
4443 | /* RFEDB */ | |
4444 | offset = -8; | |
4445 | } | |
4446 | else | |
4447 | load_pc = 0; | |
4448 | ||
4449 | if (load_pc) | |
4450 | { | |
4451 | CORE_ADDR addr = get_frame_register_unsigned (frame, rn); | |
4452 | nextpc = get_frame_memory_unsigned (frame, addr + offset, 4); | |
4453 | } | |
4454 | } | |
4455 | else if ((inst1 & 0xffef) == 0xea4f && (inst2 & 0xfff0) == 0x0f00) | |
4456 | { | |
4457 | /* MOV PC or MOVS PC. */ | |
4458 | nextpc = get_frame_register_unsigned (frame, bits (inst2, 0, 3)); | |
50e98be4 | 4459 | nextpc = MAKE_THUMB_ADDR (nextpc); |
9dca5578 DJ |
4460 | } |
4461 | else if ((inst1 & 0xff70) == 0xf850 && (inst2 & 0xf000) == 0xf000) | |
4462 | { | |
4463 | /* LDR PC. */ | |
4464 | CORE_ADDR base; | |
4465 | int rn, load_pc = 1; | |
4466 | ||
4467 | rn = bits (inst1, 0, 3); | |
4468 | base = get_frame_register_unsigned (frame, rn); | |
4469 | if (rn == 15) | |
4470 | { | |
4471 | base = (base + 4) & ~(CORE_ADDR) 0x3; | |
4472 | if (bit (inst1, 7)) | |
4473 | base += bits (inst2, 0, 11); | |
4474 | else | |
4475 | base -= bits (inst2, 0, 11); | |
4476 | } | |
4477 | else if (bit (inst1, 7)) | |
4478 | base += bits (inst2, 0, 11); | |
4479 | else if (bit (inst2, 11)) | |
4480 | { | |
4481 | if (bit (inst2, 10)) | |
4482 | { | |
4483 | if (bit (inst2, 9)) | |
4484 | base += bits (inst2, 0, 7); | |
4485 | else | |
4486 | base -= bits (inst2, 0, 7); | |
4487 | } | |
4488 | } | |
4489 | else if ((inst2 & 0x0fc0) == 0x0000) | |
4490 | { | |
4491 | int shift = bits (inst2, 4, 5), rm = bits (inst2, 0, 3); | |
4492 | base += get_frame_register_unsigned (frame, rm) << shift; | |
4493 | } | |
4494 | else | |
4495 | /* Reserved. */ | |
4496 | load_pc = 0; | |
4497 | ||
4498 | if (load_pc) | |
4499 | nextpc = get_frame_memory_unsigned (frame, base, 4); | |
4500 | } | |
4501 | else if ((inst1 & 0xfff0) == 0xe8d0 && (inst2 & 0xfff0) == 0xf000) | |
4502 | { | |
4503 | /* TBB. */ | |
d476da0e RE |
4504 | CORE_ADDR tbl_reg, table, offset, length; |
4505 | ||
4506 | tbl_reg = bits (inst1, 0, 3); | |
4507 | if (tbl_reg == 0x0f) | |
4508 | table = pc + 4; /* Regcache copy of PC isn't right yet. */ | |
4509 | else | |
4510 | table = get_frame_register_unsigned (frame, tbl_reg); | |
9dca5578 | 4511 | |
9dca5578 DJ |
4512 | offset = get_frame_register_unsigned (frame, bits (inst2, 0, 3)); |
4513 | length = 2 * get_frame_memory_unsigned (frame, table + offset, 1); | |
4514 | nextpc = pc_val + length; | |
4515 | } | |
d476da0e | 4516 | else if ((inst1 & 0xfff0) == 0xe8d0 && (inst2 & 0xfff0) == 0xf010) |
9dca5578 DJ |
4517 | { |
4518 | /* TBH. */ | |
d476da0e RE |
4519 | CORE_ADDR tbl_reg, table, offset, length; |
4520 | ||
4521 | tbl_reg = bits (inst1, 0, 3); | |
4522 | if (tbl_reg == 0x0f) | |
4523 | table = pc + 4; /* Regcache copy of PC isn't right yet. */ | |
4524 | else | |
4525 | table = get_frame_register_unsigned (frame, tbl_reg); | |
9dca5578 | 4526 | |
9dca5578 DJ |
4527 | offset = 2 * get_frame_register_unsigned (frame, bits (inst2, 0, 3)); |
4528 | length = 2 * get_frame_memory_unsigned (frame, table + offset, 2); | |
4529 | nextpc = pc_val + length; | |
4530 | } | |
c906108c | 4531 | } |
aa17d93e | 4532 | else if ((inst1 & 0xff00) == 0x4700) /* bx REG, blx REG */ |
9498281f DJ |
4533 | { |
4534 | if (bits (inst1, 3, 6) == 0x0f) | |
4535 | nextpc = pc_val; | |
4536 | else | |
0b1b3e42 | 4537 | nextpc = get_frame_register_unsigned (frame, bits (inst1, 3, 6)); |
9498281f | 4538 | } |
ad8b5167 UW |
4539 | else if ((inst1 & 0xff87) == 0x4687) /* mov pc, REG */ |
4540 | { | |
4541 | if (bits (inst1, 3, 6) == 0x0f) | |
4542 | nextpc = pc_val; | |
4543 | else | |
4544 | nextpc = get_frame_register_unsigned (frame, bits (inst1, 3, 6)); | |
4545 | ||
4546 | nextpc = MAKE_THUMB_ADDR (nextpc); | |
4547 | } | |
9dca5578 DJ |
4548 | else if ((inst1 & 0xf500) == 0xb100) |
4549 | { | |
4550 | /* CBNZ or CBZ. */ | |
4551 | int imm = (bit (inst1, 9) << 6) + (bits (inst1, 3, 7) << 1); | |
4552 | ULONGEST reg = get_frame_register_unsigned (frame, bits (inst1, 0, 2)); | |
4553 | ||
4554 | if (bit (inst1, 11) && reg != 0) | |
4555 | nextpc = pc_val + imm; | |
4556 | else if (!bit (inst1, 11) && reg == 0) | |
4557 | nextpc = pc_val + imm; | |
4558 | } | |
c906108c SS |
4559 | return nextpc; |
4560 | } | |
4561 | ||
50e98be4 DJ |
4562 | /* Get the raw next address. PC is the current program counter, in |
4563 | FRAME. INSERT_BKPT should be TRUE if we want a breakpoint set on | |
4564 | the alternative next instruction if there are two options. | |
4565 | ||
4566 | The value returned has the execution state of the next instruction | |
4567 | encoded in it. Use IS_THUMB_ADDR () to see whether the instruction is | |
4568 | in Thumb-State, and gdbarch_addr_bits_remove () to get the plain memory | |
0963b4bd MS |
4569 | address. */ |
4570 | ||
50e98be4 DJ |
4571 | static CORE_ADDR |
4572 | arm_get_next_pc_raw (struct frame_info *frame, CORE_ADDR pc, int insert_bkpt) | |
c906108c | 4573 | { |
2af46ca0 | 4574 | struct gdbarch *gdbarch = get_frame_arch (frame); |
e17a4113 UW |
4575 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
4576 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
c906108c SS |
4577 | unsigned long pc_val; |
4578 | unsigned long this_instr; | |
4579 | unsigned long status; | |
4580 | CORE_ADDR nextpc; | |
4581 | ||
b39cc962 | 4582 | if (arm_frame_is_thumb (frame)) |
50e98be4 | 4583 | return thumb_get_next_pc_raw (frame, pc, insert_bkpt); |
c906108c SS |
4584 | |
4585 | pc_val = (unsigned long) pc; | |
e17a4113 | 4586 | this_instr = read_memory_unsigned_integer (pc, 4, byte_order_for_code); |
9d4fde75 | 4587 | |
0b1b3e42 | 4588 | status = get_frame_register_unsigned (frame, ARM_PS_REGNUM); |
c5aa993b | 4589 | nextpc = (CORE_ADDR) (pc_val + 4); /* Default case */ |
c906108c | 4590 | |
daddc3c1 DJ |
4591 | if (bits (this_instr, 28, 31) == INST_NV) |
4592 | switch (bits (this_instr, 24, 27)) | |
4593 | { | |
4594 | case 0xa: | |
4595 | case 0xb: | |
4596 | { | |
4597 | /* Branch with Link and change to Thumb. */ | |
4598 | nextpc = BranchDest (pc, this_instr); | |
4599 | nextpc |= bit (this_instr, 24) << 1; | |
50e98be4 | 4600 | nextpc = MAKE_THUMB_ADDR (nextpc); |
daddc3c1 DJ |
4601 | break; |
4602 | } | |
4603 | case 0xc: | |
4604 | case 0xd: | |
4605 | case 0xe: | |
4606 | /* Coprocessor register transfer. */ | |
4607 | if (bits (this_instr, 12, 15) == 15) | |
4608 | error (_("Invalid update to pc in instruction")); | |
4609 | break; | |
4610 | } | |
4611 | else if (condition_true (bits (this_instr, 28, 31), status)) | |
c906108c SS |
4612 | { |
4613 | switch (bits (this_instr, 24, 27)) | |
4614 | { | |
c5aa993b | 4615 | case 0x0: |
94c30b78 | 4616 | case 0x1: /* data processing */ |
c5aa993b JM |
4617 | case 0x2: |
4618 | case 0x3: | |
c906108c SS |
4619 | { |
4620 | unsigned long operand1, operand2, result = 0; | |
4621 | unsigned long rn; | |
4622 | int c; | |
c5aa993b | 4623 | |
c906108c SS |
4624 | if (bits (this_instr, 12, 15) != 15) |
4625 | break; | |
4626 | ||
4627 | if (bits (this_instr, 22, 25) == 0 | |
c5aa993b | 4628 | && bits (this_instr, 4, 7) == 9) /* multiply */ |
edefbb7c | 4629 | error (_("Invalid update to pc in instruction")); |
c906108c | 4630 | |
9498281f | 4631 | /* BX <reg>, BLX <reg> */ |
e150acc7 PB |
4632 | if (bits (this_instr, 4, 27) == 0x12fff1 |
4633 | || bits (this_instr, 4, 27) == 0x12fff3) | |
9498281f DJ |
4634 | { |
4635 | rn = bits (this_instr, 0, 3); | |
50e98be4 | 4636 | nextpc = (rn == 15) ? pc_val + 8 |
0b1b3e42 | 4637 | : get_frame_register_unsigned (frame, rn); |
9498281f DJ |
4638 | return nextpc; |
4639 | } | |
4640 | ||
0963b4bd | 4641 | /* Multiply into PC. */ |
c906108c SS |
4642 | c = (status & FLAG_C) ? 1 : 0; |
4643 | rn = bits (this_instr, 16, 19); | |
0b1b3e42 UW |
4644 | operand1 = (rn == 15) ? pc_val + 8 |
4645 | : get_frame_register_unsigned (frame, rn); | |
c5aa993b | 4646 | |
c906108c SS |
4647 | if (bit (this_instr, 25)) |
4648 | { | |
4649 | unsigned long immval = bits (this_instr, 0, 7); | |
4650 | unsigned long rotate = 2 * bits (this_instr, 8, 11); | |
c5aa993b JM |
4651 | operand2 = ((immval >> rotate) | (immval << (32 - rotate))) |
4652 | & 0xffffffff; | |
c906108c | 4653 | } |
0963b4bd MS |
4654 | else /* operand 2 is a shifted register. */ |
4655 | operand2 = shifted_reg_val (frame, this_instr, c, | |
4656 | pc_val, status); | |
c5aa993b | 4657 | |
c906108c SS |
4658 | switch (bits (this_instr, 21, 24)) |
4659 | { | |
c5aa993b | 4660 | case 0x0: /*and */ |
c906108c SS |
4661 | result = operand1 & operand2; |
4662 | break; | |
4663 | ||
c5aa993b | 4664 | case 0x1: /*eor */ |
c906108c SS |
4665 | result = operand1 ^ operand2; |
4666 | break; | |
4667 | ||
c5aa993b | 4668 | case 0x2: /*sub */ |
c906108c SS |
4669 | result = operand1 - operand2; |
4670 | break; | |
4671 | ||
c5aa993b | 4672 | case 0x3: /*rsb */ |
c906108c SS |
4673 | result = operand2 - operand1; |
4674 | break; | |
4675 | ||
c5aa993b | 4676 | case 0x4: /*add */ |
c906108c SS |
4677 | result = operand1 + operand2; |
4678 | break; | |
4679 | ||
c5aa993b | 4680 | case 0x5: /*adc */ |
c906108c SS |
4681 | result = operand1 + operand2 + c; |
4682 | break; | |
4683 | ||
c5aa993b | 4684 | case 0x6: /*sbc */ |
c906108c SS |
4685 | result = operand1 - operand2 + c; |
4686 | break; | |
4687 | ||
c5aa993b | 4688 | case 0x7: /*rsc */ |
c906108c SS |
4689 | result = operand2 - operand1 + c; |
4690 | break; | |
4691 | ||
c5aa993b JM |
4692 | case 0x8: |
4693 | case 0x9: | |
4694 | case 0xa: | |
4695 | case 0xb: /* tst, teq, cmp, cmn */ | |
c906108c SS |
4696 | result = (unsigned long) nextpc; |
4697 | break; | |
4698 | ||
c5aa993b | 4699 | case 0xc: /*orr */ |
c906108c SS |
4700 | result = operand1 | operand2; |
4701 | break; | |
4702 | ||
c5aa993b | 4703 | case 0xd: /*mov */ |
c906108c SS |
4704 | /* Always step into a function. */ |
4705 | result = operand2; | |
c5aa993b | 4706 | break; |
c906108c | 4707 | |
c5aa993b | 4708 | case 0xe: /*bic */ |
c906108c SS |
4709 | result = operand1 & ~operand2; |
4710 | break; | |
4711 | ||
c5aa993b | 4712 | case 0xf: /*mvn */ |
c906108c SS |
4713 | result = ~operand2; |
4714 | break; | |
4715 | } | |
c906108c | 4716 | |
50e98be4 DJ |
4717 | /* In 26-bit APCS the bottom two bits of the result are |
4718 | ignored, and we always end up in ARM state. */ | |
4719 | if (!arm_apcs_32) | |
4720 | nextpc = arm_addr_bits_remove (gdbarch, result); | |
4721 | else | |
4722 | nextpc = result; | |
4723 | ||
c906108c SS |
4724 | break; |
4725 | } | |
c5aa993b JM |
4726 | |
4727 | case 0x4: | |
4728 | case 0x5: /* data transfer */ | |
4729 | case 0x6: | |
4730 | case 0x7: | |
c906108c SS |
4731 | if (bit (this_instr, 20)) |
4732 | { | |
4733 | /* load */ | |
4734 | if (bits (this_instr, 12, 15) == 15) | |
4735 | { | |
4736 | /* rd == pc */ | |
c5aa993b | 4737 | unsigned long rn; |
c906108c | 4738 | unsigned long base; |
c5aa993b | 4739 | |
c906108c | 4740 | if (bit (this_instr, 22)) |
edefbb7c | 4741 | error (_("Invalid update to pc in instruction")); |
c906108c SS |
4742 | |
4743 | /* byte write to PC */ | |
4744 | rn = bits (this_instr, 16, 19); | |
0b1b3e42 UW |
4745 | base = (rn == 15) ? pc_val + 8 |
4746 | : get_frame_register_unsigned (frame, rn); | |
c906108c SS |
4747 | if (bit (this_instr, 24)) |
4748 | { | |
4749 | /* pre-indexed */ | |
4750 | int c = (status & FLAG_C) ? 1 : 0; | |
4751 | unsigned long offset = | |
c5aa993b | 4752 | (bit (this_instr, 25) |
0b1b3e42 | 4753 | ? shifted_reg_val (frame, this_instr, c, pc_val, status) |
c5aa993b | 4754 | : bits (this_instr, 0, 11)); |
c906108c SS |
4755 | |
4756 | if (bit (this_instr, 23)) | |
4757 | base += offset; | |
4758 | else | |
4759 | base -= offset; | |
4760 | } | |
c5aa993b | 4761 | nextpc = (CORE_ADDR) read_memory_integer ((CORE_ADDR) base, |
e17a4113 | 4762 | 4, byte_order); |
c906108c SS |
4763 | } |
4764 | } | |
4765 | break; | |
c5aa993b JM |
4766 | |
4767 | case 0x8: | |
4768 | case 0x9: /* block transfer */ | |
c906108c SS |
4769 | if (bit (this_instr, 20)) |
4770 | { | |
4771 | /* LDM */ | |
4772 | if (bit (this_instr, 15)) | |
4773 | { | |
4774 | /* loading pc */ | |
4775 | int offset = 0; | |
4776 | ||
4777 | if (bit (this_instr, 23)) | |
4778 | { | |
4779 | /* up */ | |
4780 | unsigned long reglist = bits (this_instr, 0, 14); | |
4781 | offset = bitcount (reglist) * 4; | |
c5aa993b | 4782 | if (bit (this_instr, 24)) /* pre */ |
c906108c SS |
4783 | offset += 4; |
4784 | } | |
4785 | else if (bit (this_instr, 24)) | |
4786 | offset = -4; | |
c5aa993b | 4787 | |
c906108c | 4788 | { |
c5aa993b | 4789 | unsigned long rn_val = |
0b1b3e42 UW |
4790 | get_frame_register_unsigned (frame, |
4791 | bits (this_instr, 16, 19)); | |
c906108c SS |
4792 | nextpc = |
4793 | (CORE_ADDR) read_memory_integer ((CORE_ADDR) (rn_val | |
c5aa993b | 4794 | + offset), |
e17a4113 | 4795 | 4, byte_order); |
c906108c | 4796 | } |
c906108c SS |
4797 | } |
4798 | } | |
4799 | break; | |
c5aa993b JM |
4800 | |
4801 | case 0xb: /* branch & link */ | |
4802 | case 0xa: /* branch */ | |
c906108c SS |
4803 | { |
4804 | nextpc = BranchDest (pc, this_instr); | |
c906108c SS |
4805 | break; |
4806 | } | |
c5aa993b JM |
4807 | |
4808 | case 0xc: | |
4809 | case 0xd: | |
4810 | case 0xe: /* coproc ops */ | |
25b41d01 | 4811 | break; |
c5aa993b | 4812 | case 0xf: /* SWI */ |
25b41d01 YQ |
4813 | { |
4814 | struct gdbarch_tdep *tdep; | |
4815 | tdep = gdbarch_tdep (gdbarch); | |
4816 | ||
4817 | if (tdep->syscall_next_pc != NULL) | |
4818 | nextpc = tdep->syscall_next_pc (frame); | |
4819 | ||
4820 | } | |
c906108c SS |
4821 | break; |
4822 | ||
4823 | default: | |
edefbb7c | 4824 | fprintf_filtered (gdb_stderr, _("Bad bit-field extraction\n")); |
c906108c SS |
4825 | return (pc); |
4826 | } | |
4827 | } | |
4828 | ||
4829 | return nextpc; | |
4830 | } | |
4831 | ||
50e98be4 DJ |
4832 | CORE_ADDR |
4833 | arm_get_next_pc (struct frame_info *frame, CORE_ADDR pc) | |
4834 | { | |
4835 | struct gdbarch *gdbarch = get_frame_arch (frame); | |
4836 | CORE_ADDR nextpc = | |
4837 | gdbarch_addr_bits_remove (gdbarch, | |
4838 | arm_get_next_pc_raw (frame, pc, TRUE)); | |
4839 | if (nextpc == pc) | |
4840 | error (_("Infinite loop detected")); | |
4841 | return nextpc; | |
4842 | } | |
4843 | ||
9512d7fd FN |
4844 | /* single_step() is called just before we want to resume the inferior, |
4845 | if we want to single-step it but there is no hardware or kernel | |
4846 | single-step support. We find the target of the coming instruction | |
e0cd558a | 4847 | and breakpoint it. */ |
9512d7fd | 4848 | |
190dce09 | 4849 | int |
0b1b3e42 | 4850 | arm_software_single_step (struct frame_info *frame) |
9512d7fd | 4851 | { |
a6d9a66e | 4852 | struct gdbarch *gdbarch = get_frame_arch (frame); |
6c95b8df | 4853 | struct address_space *aspace = get_frame_address_space (frame); |
a6d9a66e | 4854 | |
8181d85f DJ |
4855 | /* NOTE: This may insert the wrong breakpoint instruction when |
4856 | single-stepping over a mode-changing instruction, if the | |
4857 | CPSR heuristics are used. */ | |
9512d7fd | 4858 | |
0b1b3e42 | 4859 | CORE_ADDR next_pc = arm_get_next_pc (frame, get_frame_pc (frame)); |
6c95b8df | 4860 | insert_single_step_breakpoint (gdbarch, aspace, next_pc); |
e6590a1b UW |
4861 | |
4862 | return 1; | |
9512d7fd | 4863 | } |
9512d7fd | 4864 | |
f9d67f43 DJ |
4865 | /* Given BUF, which is OLD_LEN bytes ending at ENDADDR, expand |
4866 | the buffer to be NEW_LEN bytes ending at ENDADDR. Return | |
4867 | NULL if an error occurs. BUF is freed. */ | |
4868 | ||
4869 | static gdb_byte * | |
4870 | extend_buffer_earlier (gdb_byte *buf, CORE_ADDR endaddr, | |
4871 | int old_len, int new_len) | |
4872 | { | |
4873 | gdb_byte *new_buf, *middle; | |
4874 | int bytes_to_read = new_len - old_len; | |
4875 | ||
4876 | new_buf = xmalloc (new_len); | |
4877 | memcpy (new_buf + bytes_to_read, buf, old_len); | |
4878 | xfree (buf); | |
4879 | if (target_read_memory (endaddr - new_len, new_buf, bytes_to_read) != 0) | |
4880 | { | |
4881 | xfree (new_buf); | |
4882 | return NULL; | |
4883 | } | |
4884 | return new_buf; | |
4885 | } | |
4886 | ||
4887 | /* An IT block is at most the 2-byte IT instruction followed by | |
4888 | four 4-byte instructions. The furthest back we must search to | |
4889 | find an IT block that affects the current instruction is thus | |
4890 | 2 + 3 * 4 == 14 bytes. */ | |
4891 | #define MAX_IT_BLOCK_PREFIX 14 | |
4892 | ||
4893 | /* Use a quick scan if there are more than this many bytes of | |
4894 | code. */ | |
4895 | #define IT_SCAN_THRESHOLD 32 | |
4896 | ||
4897 | /* Adjust a breakpoint's address to move breakpoints out of IT blocks. | |
4898 | A breakpoint in an IT block may not be hit, depending on the | |
4899 | condition flags. */ | |
4900 | static CORE_ADDR | |
4901 | arm_adjust_breakpoint_address (struct gdbarch *gdbarch, CORE_ADDR bpaddr) | |
4902 | { | |
4903 | gdb_byte *buf; | |
4904 | char map_type; | |
4905 | CORE_ADDR boundary, func_start; | |
4906 | int buf_len, buf2_len; | |
4907 | enum bfd_endian order = gdbarch_byte_order_for_code (gdbarch); | |
4908 | int i, any, last_it, last_it_count; | |
4909 | ||
4910 | /* If we are using BKPT breakpoints, none of this is necessary. */ | |
4911 | if (gdbarch_tdep (gdbarch)->thumb2_breakpoint == NULL) | |
4912 | return bpaddr; | |
4913 | ||
4914 | /* ARM mode does not have this problem. */ | |
9779414d | 4915 | if (!arm_pc_is_thumb (gdbarch, bpaddr)) |
f9d67f43 DJ |
4916 | return bpaddr; |
4917 | ||
4918 | /* We are setting a breakpoint in Thumb code that could potentially | |
4919 | contain an IT block. The first step is to find how much Thumb | |
4920 | code there is; we do not need to read outside of known Thumb | |
4921 | sequences. */ | |
4922 | map_type = arm_find_mapping_symbol (bpaddr, &boundary); | |
4923 | if (map_type == 0) | |
4924 | /* Thumb-2 code must have mapping symbols to have a chance. */ | |
4925 | return bpaddr; | |
4926 | ||
4927 | bpaddr = gdbarch_addr_bits_remove (gdbarch, bpaddr); | |
4928 | ||
4929 | if (find_pc_partial_function (bpaddr, NULL, &func_start, NULL) | |
4930 | && func_start > boundary) | |
4931 | boundary = func_start; | |
4932 | ||
4933 | /* Search for a candidate IT instruction. We have to do some fancy | |
4934 | footwork to distinguish a real IT instruction from the second | |
4935 | half of a 32-bit instruction, but there is no need for that if | |
4936 | there's no candidate. */ | |
4937 | buf_len = min (bpaddr - boundary, MAX_IT_BLOCK_PREFIX); | |
4938 | if (buf_len == 0) | |
4939 | /* No room for an IT instruction. */ | |
4940 | return bpaddr; | |
4941 | ||
4942 | buf = xmalloc (buf_len); | |
4943 | if (target_read_memory (bpaddr - buf_len, buf, buf_len) != 0) | |
4944 | return bpaddr; | |
4945 | any = 0; | |
4946 | for (i = 0; i < buf_len; i += 2) | |
4947 | { | |
4948 | unsigned short inst1 = extract_unsigned_integer (&buf[i], 2, order); | |
4949 | if ((inst1 & 0xff00) == 0xbf00 && (inst1 & 0x000f) != 0) | |
4950 | { | |
4951 | any = 1; | |
4952 | break; | |
4953 | } | |
4954 | } | |
4955 | if (any == 0) | |
4956 | { | |
4957 | xfree (buf); | |
4958 | return bpaddr; | |
4959 | } | |
4960 | ||
4961 | /* OK, the code bytes before this instruction contain at least one | |
4962 | halfword which resembles an IT instruction. We know that it's | |
4963 | Thumb code, but there are still two possibilities. Either the | |
4964 | halfword really is an IT instruction, or it is the second half of | |
4965 | a 32-bit Thumb instruction. The only way we can tell is to | |
4966 | scan forwards from a known instruction boundary. */ | |
4967 | if (bpaddr - boundary > IT_SCAN_THRESHOLD) | |
4968 | { | |
4969 | int definite; | |
4970 | ||
4971 | /* There's a lot of code before this instruction. Start with an | |
4972 | optimistic search; it's easy to recognize halfwords that can | |
4973 | not be the start of a 32-bit instruction, and use that to | |
4974 | lock on to the instruction boundaries. */ | |
4975 | buf = extend_buffer_earlier (buf, bpaddr, buf_len, IT_SCAN_THRESHOLD); | |
4976 | if (buf == NULL) | |
4977 | return bpaddr; | |
4978 | buf_len = IT_SCAN_THRESHOLD; | |
4979 | ||
4980 | definite = 0; | |
4981 | for (i = 0; i < buf_len - sizeof (buf) && ! definite; i += 2) | |
4982 | { | |
4983 | unsigned short inst1 = extract_unsigned_integer (&buf[i], 2, order); | |
4984 | if (thumb_insn_size (inst1) == 2) | |
4985 | { | |
4986 | definite = 1; | |
4987 | break; | |
4988 | } | |
4989 | } | |
4990 | ||
4991 | /* At this point, if DEFINITE, BUF[I] is the first place we | |
4992 | are sure that we know the instruction boundaries, and it is far | |
4993 | enough from BPADDR that we could not miss an IT instruction | |
4994 | affecting BPADDR. If ! DEFINITE, give up - start from a | |
4995 | known boundary. */ | |
4996 | if (! definite) | |
4997 | { | |
0963b4bd MS |
4998 | buf = extend_buffer_earlier (buf, bpaddr, buf_len, |
4999 | bpaddr - boundary); | |
f9d67f43 DJ |
5000 | if (buf == NULL) |
5001 | return bpaddr; | |
5002 | buf_len = bpaddr - boundary; | |
5003 | i = 0; | |
5004 | } | |
5005 | } | |
5006 | else | |
5007 | { | |
5008 | buf = extend_buffer_earlier (buf, bpaddr, buf_len, bpaddr - boundary); | |
5009 | if (buf == NULL) | |
5010 | return bpaddr; | |
5011 | buf_len = bpaddr - boundary; | |
5012 | i = 0; | |
5013 | } | |
5014 | ||
5015 | /* Scan forwards. Find the last IT instruction before BPADDR. */ | |
5016 | last_it = -1; | |
5017 | last_it_count = 0; | |
5018 | while (i < buf_len) | |
5019 | { | |
5020 | unsigned short inst1 = extract_unsigned_integer (&buf[i], 2, order); | |
5021 | last_it_count--; | |
5022 | if ((inst1 & 0xff00) == 0xbf00 && (inst1 & 0x000f) != 0) | |
5023 | { | |
5024 | last_it = i; | |
5025 | if (inst1 & 0x0001) | |
5026 | last_it_count = 4; | |
5027 | else if (inst1 & 0x0002) | |
5028 | last_it_count = 3; | |
5029 | else if (inst1 & 0x0004) | |
5030 | last_it_count = 2; | |
5031 | else | |
5032 | last_it_count = 1; | |
5033 | } | |
5034 | i += thumb_insn_size (inst1); | |
5035 | } | |
5036 | ||
5037 | xfree (buf); | |
5038 | ||
5039 | if (last_it == -1) | |
5040 | /* There wasn't really an IT instruction after all. */ | |
5041 | return bpaddr; | |
5042 | ||
5043 | if (last_it_count < 1) | |
5044 | /* It was too far away. */ | |
5045 | return bpaddr; | |
5046 | ||
5047 | /* This really is a trouble spot. Move the breakpoint to the IT | |
5048 | instruction. */ | |
5049 | return bpaddr - buf_len + last_it; | |
5050 | } | |
5051 | ||
cca44b1b | 5052 | /* ARM displaced stepping support. |
c906108c | 5053 | |
cca44b1b | 5054 | Generally ARM displaced stepping works as follows: |
c906108c | 5055 | |
cca44b1b JB |
5056 | 1. When an instruction is to be single-stepped, it is first decoded by |
5057 | arm_process_displaced_insn (called from arm_displaced_step_copy_insn). | |
5058 | Depending on the type of instruction, it is then copied to a scratch | |
5059 | location, possibly in a modified form. The copy_* set of functions | |
0963b4bd | 5060 | performs such modification, as necessary. A breakpoint is placed after |
cca44b1b JB |
5061 | the modified instruction in the scratch space to return control to GDB. |
5062 | Note in particular that instructions which modify the PC will no longer | |
5063 | do so after modification. | |
c5aa993b | 5064 | |
cca44b1b JB |
5065 | 2. The instruction is single-stepped, by setting the PC to the scratch |
5066 | location address, and resuming. Control returns to GDB when the | |
5067 | breakpoint is hit. | |
c5aa993b | 5068 | |
cca44b1b JB |
5069 | 3. A cleanup function (cleanup_*) is called corresponding to the copy_* |
5070 | function used for the current instruction. This function's job is to | |
5071 | put the CPU/memory state back to what it would have been if the | |
5072 | instruction had been executed unmodified in its original location. */ | |
c5aa993b | 5073 | |
cca44b1b JB |
5074 | /* NOP instruction (mov r0, r0). */ |
5075 | #define ARM_NOP 0xe1a00000 | |
5076 | ||
5077 | /* Helper for register reads for displaced stepping. In particular, this | |
5078 | returns the PC as it would be seen by the instruction at its original | |
5079 | location. */ | |
5080 | ||
5081 | ULONGEST | |
5082 | displaced_read_reg (struct regcache *regs, CORE_ADDR from, int regno) | |
5083 | { | |
5084 | ULONGEST ret; | |
5085 | ||
5086 | if (regno == 15) | |
5087 | { | |
5088 | if (debug_displaced) | |
5089 | fprintf_unfiltered (gdb_stdlog, "displaced: read pc value %.8lx\n", | |
5090 | (unsigned long) from + 8); | |
5091 | return (ULONGEST) from + 8; /* Pipeline offset. */ | |
5092 | } | |
c906108c | 5093 | else |
cca44b1b JB |
5094 | { |
5095 | regcache_cooked_read_unsigned (regs, regno, &ret); | |
5096 | if (debug_displaced) | |
5097 | fprintf_unfiltered (gdb_stdlog, "displaced: read r%d value %.8lx\n", | |
5098 | regno, (unsigned long) ret); | |
5099 | return ret; | |
5100 | } | |
c906108c SS |
5101 | } |
5102 | ||
cca44b1b JB |
5103 | static int |
5104 | displaced_in_arm_mode (struct regcache *regs) | |
5105 | { | |
5106 | ULONGEST ps; | |
9779414d | 5107 | ULONGEST t_bit = arm_psr_thumb_bit (get_regcache_arch (regs)); |
66e810cd | 5108 | |
cca44b1b | 5109 | regcache_cooked_read_unsigned (regs, ARM_PS_REGNUM, &ps); |
66e810cd | 5110 | |
9779414d | 5111 | return (ps & t_bit) == 0; |
cca44b1b | 5112 | } |
66e810cd | 5113 | |
cca44b1b | 5114 | /* Write to the PC as from a branch instruction. */ |
c906108c | 5115 | |
cca44b1b JB |
5116 | static void |
5117 | branch_write_pc (struct regcache *regs, ULONGEST val) | |
c906108c | 5118 | { |
cca44b1b JB |
5119 | if (displaced_in_arm_mode (regs)) |
5120 | /* Note: If bits 0/1 are set, this branch would be unpredictable for | |
5121 | architecture versions < 6. */ | |
0963b4bd MS |
5122 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, |
5123 | val & ~(ULONGEST) 0x3); | |
cca44b1b | 5124 | else |
0963b4bd MS |
5125 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, |
5126 | val & ~(ULONGEST) 0x1); | |
cca44b1b | 5127 | } |
66e810cd | 5128 | |
cca44b1b JB |
5129 | /* Write to the PC as from a branch-exchange instruction. */ |
5130 | ||
5131 | static void | |
5132 | bx_write_pc (struct regcache *regs, ULONGEST val) | |
5133 | { | |
5134 | ULONGEST ps; | |
9779414d | 5135 | ULONGEST t_bit = arm_psr_thumb_bit (get_regcache_arch (regs)); |
cca44b1b JB |
5136 | |
5137 | regcache_cooked_read_unsigned (regs, ARM_PS_REGNUM, &ps); | |
5138 | ||
5139 | if ((val & 1) == 1) | |
c906108c | 5140 | { |
9779414d | 5141 | regcache_cooked_write_unsigned (regs, ARM_PS_REGNUM, ps | t_bit); |
cca44b1b JB |
5142 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, val & 0xfffffffe); |
5143 | } | |
5144 | else if ((val & 2) == 0) | |
5145 | { | |
9779414d | 5146 | regcache_cooked_write_unsigned (regs, ARM_PS_REGNUM, ps & ~t_bit); |
cca44b1b | 5147 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, val); |
c906108c SS |
5148 | } |
5149 | else | |
5150 | { | |
cca44b1b JB |
5151 | /* Unpredictable behaviour. Try to do something sensible (switch to ARM |
5152 | mode, align dest to 4 bytes). */ | |
5153 | warning (_("Single-stepping BX to non-word-aligned ARM instruction.")); | |
9779414d | 5154 | regcache_cooked_write_unsigned (regs, ARM_PS_REGNUM, ps & ~t_bit); |
cca44b1b | 5155 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, val & 0xfffffffc); |
c906108c SS |
5156 | } |
5157 | } | |
ed9a39eb | 5158 | |
cca44b1b | 5159 | /* Write to the PC as if from a load instruction. */ |
ed9a39eb | 5160 | |
34e8f22d | 5161 | static void |
cca44b1b | 5162 | load_write_pc (struct regcache *regs, ULONGEST val) |
ed9a39eb | 5163 | { |
cca44b1b JB |
5164 | if (DISPLACED_STEPPING_ARCH_VERSION >= 5) |
5165 | bx_write_pc (regs, val); | |
5166 | else | |
5167 | branch_write_pc (regs, val); | |
5168 | } | |
be8626e0 | 5169 | |
cca44b1b JB |
5170 | /* Write to the PC as if from an ALU instruction. */ |
5171 | ||
5172 | static void | |
5173 | alu_write_pc (struct regcache *regs, ULONGEST val) | |
5174 | { | |
5175 | if (DISPLACED_STEPPING_ARCH_VERSION >= 7 && displaced_in_arm_mode (regs)) | |
5176 | bx_write_pc (regs, val); | |
5177 | else | |
5178 | branch_write_pc (regs, val); | |
5179 | } | |
5180 | ||
5181 | /* Helper for writing to registers for displaced stepping. Writing to the PC | |
5182 | has a varying effects depending on the instruction which does the write: | |
5183 | this is controlled by the WRITE_PC argument. */ | |
5184 | ||
5185 | void | |
5186 | displaced_write_reg (struct regcache *regs, struct displaced_step_closure *dsc, | |
5187 | int regno, ULONGEST val, enum pc_write_style write_pc) | |
5188 | { | |
5189 | if (regno == 15) | |
08216dd7 | 5190 | { |
cca44b1b JB |
5191 | if (debug_displaced) |
5192 | fprintf_unfiltered (gdb_stdlog, "displaced: writing pc %.8lx\n", | |
5193 | (unsigned long) val); | |
5194 | switch (write_pc) | |
08216dd7 | 5195 | { |
cca44b1b JB |
5196 | case BRANCH_WRITE_PC: |
5197 | branch_write_pc (regs, val); | |
08216dd7 RE |
5198 | break; |
5199 | ||
cca44b1b JB |
5200 | case BX_WRITE_PC: |
5201 | bx_write_pc (regs, val); | |
5202 | break; | |
5203 | ||
5204 | case LOAD_WRITE_PC: | |
5205 | load_write_pc (regs, val); | |
5206 | break; | |
5207 | ||
5208 | case ALU_WRITE_PC: | |
5209 | alu_write_pc (regs, val); | |
5210 | break; | |
5211 | ||
5212 | case CANNOT_WRITE_PC: | |
5213 | warning (_("Instruction wrote to PC in an unexpected way when " | |
5214 | "single-stepping")); | |
08216dd7 RE |
5215 | break; |
5216 | ||
5217 | default: | |
97b9747c JB |
5218 | internal_error (__FILE__, __LINE__, |
5219 | _("Invalid argument to displaced_write_reg")); | |
08216dd7 | 5220 | } |
b508a996 | 5221 | |
cca44b1b | 5222 | dsc->wrote_to_pc = 1; |
b508a996 | 5223 | } |
ed9a39eb | 5224 | else |
b508a996 | 5225 | { |
cca44b1b JB |
5226 | if (debug_displaced) |
5227 | fprintf_unfiltered (gdb_stdlog, "displaced: writing r%d value %.8lx\n", | |
5228 | regno, (unsigned long) val); | |
5229 | regcache_cooked_write_unsigned (regs, regno, val); | |
b508a996 | 5230 | } |
34e8f22d RE |
5231 | } |
5232 | ||
cca44b1b JB |
5233 | /* This function is used to concisely determine if an instruction INSN |
5234 | references PC. Register fields of interest in INSN should have the | |
0963b4bd MS |
5235 | corresponding fields of BITMASK set to 0b1111. The function |
5236 | returns return 1 if any of these fields in INSN reference the PC | |
5237 | (also 0b1111, r15), else it returns 0. */ | |
67255d04 RE |
5238 | |
5239 | static int | |
cca44b1b | 5240 | insn_references_pc (uint32_t insn, uint32_t bitmask) |
67255d04 | 5241 | { |
cca44b1b | 5242 | uint32_t lowbit = 1; |
67255d04 | 5243 | |
cca44b1b JB |
5244 | while (bitmask != 0) |
5245 | { | |
5246 | uint32_t mask; | |
44e1a9eb | 5247 | |
cca44b1b JB |
5248 | for (; lowbit && (bitmask & lowbit) == 0; lowbit <<= 1) |
5249 | ; | |
67255d04 | 5250 | |
cca44b1b JB |
5251 | if (!lowbit) |
5252 | break; | |
67255d04 | 5253 | |
cca44b1b | 5254 | mask = lowbit * 0xf; |
67255d04 | 5255 | |
cca44b1b JB |
5256 | if ((insn & mask) == mask) |
5257 | return 1; | |
5258 | ||
5259 | bitmask &= ~mask; | |
67255d04 RE |
5260 | } |
5261 | ||
cca44b1b JB |
5262 | return 0; |
5263 | } | |
2af48f68 | 5264 | |
cca44b1b JB |
5265 | /* The simplest copy function. Many instructions have the same effect no |
5266 | matter what address they are executed at: in those cases, use this. */ | |
67255d04 | 5267 | |
cca44b1b | 5268 | static int |
6e39997a | 5269 | copy_unmodified (struct gdbarch *gdbarch, uint32_t insn, |
cca44b1b JB |
5270 | const char *iname, struct displaced_step_closure *dsc) |
5271 | { | |
5272 | if (debug_displaced) | |
5273 | fprintf_unfiltered (gdb_stdlog, "displaced: copying insn %.8lx, " | |
5274 | "opcode/class '%s' unmodified\n", (unsigned long) insn, | |
5275 | iname); | |
67255d04 | 5276 | |
cca44b1b | 5277 | dsc->modinsn[0] = insn; |
67255d04 | 5278 | |
cca44b1b JB |
5279 | return 0; |
5280 | } | |
5281 | ||
5282 | /* Preload instructions with immediate offset. */ | |
5283 | ||
5284 | static void | |
6e39997a | 5285 | cleanup_preload (struct gdbarch *gdbarch, |
cca44b1b JB |
5286 | struct regcache *regs, struct displaced_step_closure *dsc) |
5287 | { | |
5288 | displaced_write_reg (regs, dsc, 0, dsc->tmp[0], CANNOT_WRITE_PC); | |
5289 | if (!dsc->u.preload.immed) | |
5290 | displaced_write_reg (regs, dsc, 1, dsc->tmp[1], CANNOT_WRITE_PC); | |
5291 | } | |
5292 | ||
5293 | static int | |
5294 | copy_preload (struct gdbarch *gdbarch, uint32_t insn, struct regcache *regs, | |
5295 | struct displaced_step_closure *dsc) | |
5296 | { | |
5297 | unsigned int rn = bits (insn, 16, 19); | |
5298 | ULONGEST rn_val; | |
5299 | CORE_ADDR from = dsc->insn_addr; | |
5300 | ||
5301 | if (!insn_references_pc (insn, 0x000f0000ul)) | |
5302 | return copy_unmodified (gdbarch, insn, "preload", dsc); | |
5303 | ||
5304 | if (debug_displaced) | |
5305 | fprintf_unfiltered (gdb_stdlog, "displaced: copying preload insn %.8lx\n", | |
5306 | (unsigned long) insn); | |
5307 | ||
5308 | /* Preload instructions: | |
5309 | ||
5310 | {pli/pld} [rn, #+/-imm] | |
5311 | -> | |
5312 | {pli/pld} [r0, #+/-imm]. */ | |
5313 | ||
5314 | dsc->tmp[0] = displaced_read_reg (regs, from, 0); | |
5315 | rn_val = displaced_read_reg (regs, from, rn); | |
5316 | displaced_write_reg (regs, dsc, 0, rn_val, CANNOT_WRITE_PC); | |
5317 | ||
5318 | dsc->u.preload.immed = 1; | |
5319 | ||
5320 | dsc->modinsn[0] = insn & 0xfff0ffff; | |
5321 | ||
5322 | dsc->cleanup = &cleanup_preload; | |
5323 | ||
5324 | return 0; | |
5325 | } | |
5326 | ||
5327 | /* Preload instructions with register offset. */ | |
5328 | ||
5329 | static int | |
0963b4bd MS |
5330 | copy_preload_reg (struct gdbarch *gdbarch, uint32_t insn, |
5331 | struct regcache *regs, | |
cca44b1b JB |
5332 | struct displaced_step_closure *dsc) |
5333 | { | |
5334 | unsigned int rn = bits (insn, 16, 19); | |
5335 | unsigned int rm = bits (insn, 0, 3); | |
5336 | ULONGEST rn_val, rm_val; | |
5337 | CORE_ADDR from = dsc->insn_addr; | |
5338 | ||
5339 | if (!insn_references_pc (insn, 0x000f000ful)) | |
5340 | return copy_unmodified (gdbarch, insn, "preload reg", dsc); | |
5341 | ||
5342 | if (debug_displaced) | |
5343 | fprintf_unfiltered (gdb_stdlog, "displaced: copying preload insn %.8lx\n", | |
5344 | (unsigned long) insn); | |
5345 | ||
5346 | /* Preload register-offset instructions: | |
5347 | ||
5348 | {pli/pld} [rn, rm {, shift}] | |
5349 | -> | |
5350 | {pli/pld} [r0, r1 {, shift}]. */ | |
5351 | ||
5352 | dsc->tmp[0] = displaced_read_reg (regs, from, 0); | |
5353 | dsc->tmp[1] = displaced_read_reg (regs, from, 1); | |
5354 | rn_val = displaced_read_reg (regs, from, rn); | |
5355 | rm_val = displaced_read_reg (regs, from, rm); | |
5356 | displaced_write_reg (regs, dsc, 0, rn_val, CANNOT_WRITE_PC); | |
5357 | displaced_write_reg (regs, dsc, 1, rm_val, CANNOT_WRITE_PC); | |
5358 | ||
5359 | dsc->u.preload.immed = 0; | |
5360 | ||
5361 | dsc->modinsn[0] = (insn & 0xfff0fff0) | 0x1; | |
5362 | ||
5363 | dsc->cleanup = &cleanup_preload; | |
5364 | ||
5365 | return 0; | |
5366 | } | |
5367 | ||
5368 | /* Copy/cleanup coprocessor load and store instructions. */ | |
5369 | ||
5370 | static void | |
6e39997a | 5371 | cleanup_copro_load_store (struct gdbarch *gdbarch, |
cca44b1b JB |
5372 | struct regcache *regs, |
5373 | struct displaced_step_closure *dsc) | |
5374 | { | |
5375 | ULONGEST rn_val = displaced_read_reg (regs, dsc->insn_addr, 0); | |
5376 | ||
5377 | displaced_write_reg (regs, dsc, 0, dsc->tmp[0], CANNOT_WRITE_PC); | |
5378 | ||
5379 | if (dsc->u.ldst.writeback) | |
5380 | displaced_write_reg (regs, dsc, dsc->u.ldst.rn, rn_val, LOAD_WRITE_PC); | |
5381 | } | |
5382 | ||
5383 | static int | |
5384 | copy_copro_load_store (struct gdbarch *gdbarch, uint32_t insn, | |
5385 | struct regcache *regs, | |
5386 | struct displaced_step_closure *dsc) | |
5387 | { | |
5388 | unsigned int rn = bits (insn, 16, 19); | |
5389 | ULONGEST rn_val; | |
5390 | CORE_ADDR from = dsc->insn_addr; | |
5391 | ||
5392 | if (!insn_references_pc (insn, 0x000f0000ul)) | |
5393 | return copy_unmodified (gdbarch, insn, "copro load/store", dsc); | |
5394 | ||
5395 | if (debug_displaced) | |
5396 | fprintf_unfiltered (gdb_stdlog, "displaced: copying coprocessor " | |
5397 | "load/store insn %.8lx\n", (unsigned long) insn); | |
5398 | ||
5399 | /* Coprocessor load/store instructions: | |
5400 | ||
5401 | {stc/stc2} [<Rn>, #+/-imm] (and other immediate addressing modes) | |
5402 | -> | |
5403 | {stc/stc2} [r0, #+/-imm]. | |
5404 | ||
5405 | ldc/ldc2 are handled identically. */ | |
5406 | ||
5407 | dsc->tmp[0] = displaced_read_reg (regs, from, 0); | |
5408 | rn_val = displaced_read_reg (regs, from, rn); | |
5409 | displaced_write_reg (regs, dsc, 0, rn_val, CANNOT_WRITE_PC); | |
5410 | ||
5411 | dsc->u.ldst.writeback = bit (insn, 25); | |
5412 | dsc->u.ldst.rn = rn; | |
5413 | ||
5414 | dsc->modinsn[0] = insn & 0xfff0ffff; | |
5415 | ||
5416 | dsc->cleanup = &cleanup_copro_load_store; | |
5417 | ||
5418 | return 0; | |
5419 | } | |
5420 | ||
5421 | /* Clean up branch instructions (actually perform the branch, by setting | |
5422 | PC). */ | |
5423 | ||
5424 | static void | |
6e39997a | 5425 | cleanup_branch (struct gdbarch *gdbarch, struct regcache *regs, |
cca44b1b JB |
5426 | struct displaced_step_closure *dsc) |
5427 | { | |
5428 | ULONGEST from = dsc->insn_addr; | |
5429 | uint32_t status = displaced_read_reg (regs, from, ARM_PS_REGNUM); | |
5430 | int branch_taken = condition_true (dsc->u.branch.cond, status); | |
5431 | enum pc_write_style write_pc = dsc->u.branch.exchange | |
5432 | ? BX_WRITE_PC : BRANCH_WRITE_PC; | |
5433 | ||
5434 | if (!branch_taken) | |
5435 | return; | |
5436 | ||
5437 | if (dsc->u.branch.link) | |
5438 | { | |
5439 | ULONGEST pc = displaced_read_reg (regs, from, 15); | |
5440 | displaced_write_reg (regs, dsc, 14, pc - 4, CANNOT_WRITE_PC); | |
5441 | } | |
5442 | ||
5443 | displaced_write_reg (regs, dsc, 15, dsc->u.branch.dest, write_pc); | |
5444 | } | |
5445 | ||
5446 | /* Copy B/BL/BLX instructions with immediate destinations. */ | |
5447 | ||
5448 | static int | |
6e39997a | 5449 | copy_b_bl_blx (struct gdbarch *gdbarch, uint32_t insn, |
cca44b1b JB |
5450 | struct regcache *regs, struct displaced_step_closure *dsc) |
5451 | { | |
5452 | unsigned int cond = bits (insn, 28, 31); | |
5453 | int exchange = (cond == 0xf); | |
5454 | int link = exchange || bit (insn, 24); | |
5455 | CORE_ADDR from = dsc->insn_addr; | |
5456 | long offset; | |
5457 | ||
5458 | if (debug_displaced) | |
5459 | fprintf_unfiltered (gdb_stdlog, "displaced: copying %s immediate insn " | |
5460 | "%.8lx\n", (exchange) ? "blx" : (link) ? "bl" : "b", | |
5461 | (unsigned long) insn); | |
5462 | ||
5463 | /* Implement "BL<cond> <label>" as: | |
5464 | ||
5465 | Preparation: cond <- instruction condition | |
5466 | Insn: mov r0, r0 (nop) | |
5467 | Cleanup: if (condition true) { r14 <- pc; pc <- label }. | |
5468 | ||
5469 | B<cond> similar, but don't set r14 in cleanup. */ | |
5470 | ||
5471 | if (exchange) | |
5472 | /* For BLX, set bit 0 of the destination. The cleanup_branch function will | |
5473 | then arrange the switch into Thumb mode. */ | |
5474 | offset = (bits (insn, 0, 23) << 2) | (bit (insn, 24) << 1) | 1; | |
5475 | else | |
5476 | offset = bits (insn, 0, 23) << 2; | |
5477 | ||
5478 | if (bit (offset, 25)) | |
5479 | offset = offset | ~0x3ffffff; | |
5480 | ||
5481 | dsc->u.branch.cond = cond; | |
5482 | dsc->u.branch.link = link; | |
5483 | dsc->u.branch.exchange = exchange; | |
5484 | dsc->u.branch.dest = from + 8 + offset; | |
5485 | ||
5486 | dsc->modinsn[0] = ARM_NOP; | |
5487 | ||
5488 | dsc->cleanup = &cleanup_branch; | |
5489 | ||
5490 | return 0; | |
5491 | } | |
5492 | ||
5493 | /* Copy BX/BLX with register-specified destinations. */ | |
5494 | ||
5495 | static int | |
6e39997a | 5496 | copy_bx_blx_reg (struct gdbarch *gdbarch, uint32_t insn, |
cca44b1b JB |
5497 | struct regcache *regs, struct displaced_step_closure *dsc) |
5498 | { | |
5499 | unsigned int cond = bits (insn, 28, 31); | |
5500 | /* BX: x12xxx1x | |
5501 | BLX: x12xxx3x. */ | |
5502 | int link = bit (insn, 5); | |
5503 | unsigned int rm = bits (insn, 0, 3); | |
5504 | CORE_ADDR from = dsc->insn_addr; | |
5505 | ||
5506 | if (debug_displaced) | |
5507 | fprintf_unfiltered (gdb_stdlog, "displaced: copying %s register insn " | |
0963b4bd MS |
5508 | "%.8lx\n", (link) ? "blx" : "bx", |
5509 | (unsigned long) insn); | |
cca44b1b JB |
5510 | |
5511 | /* Implement {BX,BLX}<cond> <reg>" as: | |
5512 | ||
5513 | Preparation: cond <- instruction condition | |
5514 | Insn: mov r0, r0 (nop) | |
5515 | Cleanup: if (condition true) { r14 <- pc; pc <- dest; }. | |
5516 | ||
5517 | Don't set r14 in cleanup for BX. */ | |
5518 | ||
5519 | dsc->u.branch.dest = displaced_read_reg (regs, from, rm); | |
5520 | ||
5521 | dsc->u.branch.cond = cond; | |
5522 | dsc->u.branch.link = link; | |
5523 | dsc->u.branch.exchange = 1; | |
5524 | ||
5525 | dsc->modinsn[0] = ARM_NOP; | |
5526 | ||
5527 | dsc->cleanup = &cleanup_branch; | |
5528 | ||
5529 | return 0; | |
5530 | } | |
5531 | ||
0963b4bd | 5532 | /* Copy/cleanup arithmetic/logic instruction with immediate RHS. */ |
cca44b1b JB |
5533 | |
5534 | static void | |
6e39997a | 5535 | cleanup_alu_imm (struct gdbarch *gdbarch, |
cca44b1b JB |
5536 | struct regcache *regs, struct displaced_step_closure *dsc) |
5537 | { | |
5538 | ULONGEST rd_val = displaced_read_reg (regs, dsc->insn_addr, 0); | |
5539 | displaced_write_reg (regs, dsc, 0, dsc->tmp[0], CANNOT_WRITE_PC); | |
5540 | displaced_write_reg (regs, dsc, 1, dsc->tmp[1], CANNOT_WRITE_PC); | |
5541 | displaced_write_reg (regs, dsc, dsc->rd, rd_val, ALU_WRITE_PC); | |
5542 | } | |
5543 | ||
5544 | static int | |
5545 | copy_alu_imm (struct gdbarch *gdbarch, uint32_t insn, struct regcache *regs, | |
5546 | struct displaced_step_closure *dsc) | |
5547 | { | |
5548 | unsigned int rn = bits (insn, 16, 19); | |
5549 | unsigned int rd = bits (insn, 12, 15); | |
5550 | unsigned int op = bits (insn, 21, 24); | |
5551 | int is_mov = (op == 0xd); | |
5552 | ULONGEST rd_val, rn_val; | |
5553 | CORE_ADDR from = dsc->insn_addr; | |
5554 | ||
5555 | if (!insn_references_pc (insn, 0x000ff000ul)) | |
5556 | return copy_unmodified (gdbarch, insn, "ALU immediate", dsc); | |
5557 | ||
5558 | if (debug_displaced) | |
5559 | fprintf_unfiltered (gdb_stdlog, "displaced: copying immediate %s insn " | |
5560 | "%.8lx\n", is_mov ? "move" : "ALU", | |
5561 | (unsigned long) insn); | |
5562 | ||
5563 | /* Instruction is of form: | |
5564 | ||
5565 | <op><cond> rd, [rn,] #imm | |
5566 | ||
5567 | Rewrite as: | |
5568 | ||
5569 | Preparation: tmp1, tmp2 <- r0, r1; | |
5570 | r0, r1 <- rd, rn | |
5571 | Insn: <op><cond> r0, r1, #imm | |
5572 | Cleanup: rd <- r0; r0 <- tmp1; r1 <- tmp2 | |
5573 | */ | |
5574 | ||
5575 | dsc->tmp[0] = displaced_read_reg (regs, from, 0); | |
5576 | dsc->tmp[1] = displaced_read_reg (regs, from, 1); | |
5577 | rn_val = displaced_read_reg (regs, from, rn); | |
5578 | rd_val = displaced_read_reg (regs, from, rd); | |
5579 | displaced_write_reg (regs, dsc, 0, rd_val, CANNOT_WRITE_PC); | |
5580 | displaced_write_reg (regs, dsc, 1, rn_val, CANNOT_WRITE_PC); | |
5581 | dsc->rd = rd; | |
5582 | ||
5583 | if (is_mov) | |
5584 | dsc->modinsn[0] = insn & 0xfff00fff; | |
5585 | else | |
5586 | dsc->modinsn[0] = (insn & 0xfff00fff) | 0x10000; | |
5587 | ||
5588 | dsc->cleanup = &cleanup_alu_imm; | |
5589 | ||
5590 | return 0; | |
5591 | } | |
5592 | ||
5593 | /* Copy/cleanup arithmetic/logic insns with register RHS. */ | |
5594 | ||
5595 | static void | |
6e39997a | 5596 | cleanup_alu_reg (struct gdbarch *gdbarch, |
cca44b1b JB |
5597 | struct regcache *regs, struct displaced_step_closure *dsc) |
5598 | { | |
5599 | ULONGEST rd_val; | |
5600 | int i; | |
5601 | ||
5602 | rd_val = displaced_read_reg (regs, dsc->insn_addr, 0); | |
5603 | ||
5604 | for (i = 0; i < 3; i++) | |
5605 | displaced_write_reg (regs, dsc, i, dsc->tmp[i], CANNOT_WRITE_PC); | |
5606 | ||
5607 | displaced_write_reg (regs, dsc, dsc->rd, rd_val, ALU_WRITE_PC); | |
5608 | } | |
5609 | ||
5610 | static int | |
5611 | copy_alu_reg (struct gdbarch *gdbarch, uint32_t insn, struct regcache *regs, | |
5612 | struct displaced_step_closure *dsc) | |
5613 | { | |
5614 | unsigned int rn = bits (insn, 16, 19); | |
5615 | unsigned int rm = bits (insn, 0, 3); | |
5616 | unsigned int rd = bits (insn, 12, 15); | |
5617 | unsigned int op = bits (insn, 21, 24); | |
5618 | int is_mov = (op == 0xd); | |
5619 | ULONGEST rd_val, rn_val, rm_val; | |
5620 | CORE_ADDR from = dsc->insn_addr; | |
5621 | ||
5622 | if (!insn_references_pc (insn, 0x000ff00ful)) | |
5623 | return copy_unmodified (gdbarch, insn, "ALU reg", dsc); | |
5624 | ||
5625 | if (debug_displaced) | |
5626 | fprintf_unfiltered (gdb_stdlog, "displaced: copying reg %s insn %.8lx\n", | |
5627 | is_mov ? "move" : "ALU", (unsigned long) insn); | |
5628 | ||
5629 | /* Instruction is of form: | |
5630 | ||
5631 | <op><cond> rd, [rn,] rm [, <shift>] | |
5632 | ||
5633 | Rewrite as: | |
5634 | ||
5635 | Preparation: tmp1, tmp2, tmp3 <- r0, r1, r2; | |
5636 | r0, r1, r2 <- rd, rn, rm | |
5637 | Insn: <op><cond> r0, r1, r2 [, <shift>] | |
5638 | Cleanup: rd <- r0; r0, r1, r2 <- tmp1, tmp2, tmp3 | |
5639 | */ | |
5640 | ||
5641 | dsc->tmp[0] = displaced_read_reg (regs, from, 0); | |
5642 | dsc->tmp[1] = displaced_read_reg (regs, from, 1); | |
5643 | dsc->tmp[2] = displaced_read_reg (regs, from, 2); | |
5644 | rd_val = displaced_read_reg (regs, from, rd); | |
5645 | rn_val = displaced_read_reg (regs, from, rn); | |
5646 | rm_val = displaced_read_reg (regs, from, rm); | |
5647 | displaced_write_reg (regs, dsc, 0, rd_val, CANNOT_WRITE_PC); | |
5648 | displaced_write_reg (regs, dsc, 1, rn_val, CANNOT_WRITE_PC); | |
5649 | displaced_write_reg (regs, dsc, 2, rm_val, CANNOT_WRITE_PC); | |
5650 | dsc->rd = rd; | |
5651 | ||
5652 | if (is_mov) | |
5653 | dsc->modinsn[0] = (insn & 0xfff00ff0) | 0x2; | |
5654 | else | |
5655 | dsc->modinsn[0] = (insn & 0xfff00ff0) | 0x10002; | |
5656 | ||
5657 | dsc->cleanup = &cleanup_alu_reg; | |
5658 | ||
5659 | return 0; | |
5660 | } | |
5661 | ||
5662 | /* Cleanup/copy arithmetic/logic insns with shifted register RHS. */ | |
5663 | ||
5664 | static void | |
6e39997a | 5665 | cleanup_alu_shifted_reg (struct gdbarch *gdbarch, |
cca44b1b JB |
5666 | struct regcache *regs, |
5667 | struct displaced_step_closure *dsc) | |
5668 | { | |
5669 | ULONGEST rd_val = displaced_read_reg (regs, dsc->insn_addr, 0); | |
5670 | int i; | |
5671 | ||
5672 | for (i = 0; i < 4; i++) | |
5673 | displaced_write_reg (regs, dsc, i, dsc->tmp[i], CANNOT_WRITE_PC); | |
5674 | ||
5675 | displaced_write_reg (regs, dsc, dsc->rd, rd_val, ALU_WRITE_PC); | |
5676 | } | |
5677 | ||
5678 | static int | |
5679 | copy_alu_shifted_reg (struct gdbarch *gdbarch, uint32_t insn, | |
0963b4bd MS |
5680 | struct regcache *regs, |
5681 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
5682 | { |
5683 | unsigned int rn = bits (insn, 16, 19); | |
5684 | unsigned int rm = bits (insn, 0, 3); | |
5685 | unsigned int rd = bits (insn, 12, 15); | |
5686 | unsigned int rs = bits (insn, 8, 11); | |
5687 | unsigned int op = bits (insn, 21, 24); | |
5688 | int is_mov = (op == 0xd), i; | |
5689 | ULONGEST rd_val, rn_val, rm_val, rs_val; | |
5690 | CORE_ADDR from = dsc->insn_addr; | |
5691 | ||
5692 | if (!insn_references_pc (insn, 0x000fff0ful)) | |
5693 | return copy_unmodified (gdbarch, insn, "ALU shifted reg", dsc); | |
5694 | ||
5695 | if (debug_displaced) | |
5696 | fprintf_unfiltered (gdb_stdlog, "displaced: copying shifted reg %s insn " | |
5697 | "%.8lx\n", is_mov ? "move" : "ALU", | |
5698 | (unsigned long) insn); | |
5699 | ||
5700 | /* Instruction is of form: | |
5701 | ||
5702 | <op><cond> rd, [rn,] rm, <shift> rs | |
5703 | ||
5704 | Rewrite as: | |
5705 | ||
5706 | Preparation: tmp1, tmp2, tmp3, tmp4 <- r0, r1, r2, r3 | |
5707 | r0, r1, r2, r3 <- rd, rn, rm, rs | |
5708 | Insn: <op><cond> r0, r1, r2, <shift> r3 | |
5709 | Cleanup: tmp5 <- r0 | |
5710 | r0, r1, r2, r3 <- tmp1, tmp2, tmp3, tmp4 | |
5711 | rd <- tmp5 | |
5712 | */ | |
5713 | ||
5714 | for (i = 0; i < 4; i++) | |
5715 | dsc->tmp[i] = displaced_read_reg (regs, from, i); | |
5716 | ||
5717 | rd_val = displaced_read_reg (regs, from, rd); | |
5718 | rn_val = displaced_read_reg (regs, from, rn); | |
5719 | rm_val = displaced_read_reg (regs, from, rm); | |
5720 | rs_val = displaced_read_reg (regs, from, rs); | |
5721 | displaced_write_reg (regs, dsc, 0, rd_val, CANNOT_WRITE_PC); | |
5722 | displaced_write_reg (regs, dsc, 1, rn_val, CANNOT_WRITE_PC); | |
5723 | displaced_write_reg (regs, dsc, 2, rm_val, CANNOT_WRITE_PC); | |
5724 | displaced_write_reg (regs, dsc, 3, rs_val, CANNOT_WRITE_PC); | |
5725 | dsc->rd = rd; | |
5726 | ||
5727 | if (is_mov) | |
5728 | dsc->modinsn[0] = (insn & 0xfff000f0) | 0x302; | |
5729 | else | |
5730 | dsc->modinsn[0] = (insn & 0xfff000f0) | 0x10302; | |
5731 | ||
5732 | dsc->cleanup = &cleanup_alu_shifted_reg; | |
5733 | ||
5734 | return 0; | |
5735 | } | |
5736 | ||
5737 | /* Clean up load instructions. */ | |
5738 | ||
5739 | static void | |
6e39997a | 5740 | cleanup_load (struct gdbarch *gdbarch, struct regcache *regs, |
cca44b1b JB |
5741 | struct displaced_step_closure *dsc) |
5742 | { | |
5743 | ULONGEST rt_val, rt_val2 = 0, rn_val; | |
5744 | CORE_ADDR from = dsc->insn_addr; | |
5745 | ||
5746 | rt_val = displaced_read_reg (regs, from, 0); | |
5747 | if (dsc->u.ldst.xfersize == 8) | |
5748 | rt_val2 = displaced_read_reg (regs, from, 1); | |
5749 | rn_val = displaced_read_reg (regs, from, 2); | |
5750 | ||
5751 | displaced_write_reg (regs, dsc, 0, dsc->tmp[0], CANNOT_WRITE_PC); | |
5752 | if (dsc->u.ldst.xfersize > 4) | |
5753 | displaced_write_reg (regs, dsc, 1, dsc->tmp[1], CANNOT_WRITE_PC); | |
5754 | displaced_write_reg (regs, dsc, 2, dsc->tmp[2], CANNOT_WRITE_PC); | |
5755 | if (!dsc->u.ldst.immed) | |
5756 | displaced_write_reg (regs, dsc, 3, dsc->tmp[3], CANNOT_WRITE_PC); | |
5757 | ||
5758 | /* Handle register writeback. */ | |
5759 | if (dsc->u.ldst.writeback) | |
5760 | displaced_write_reg (regs, dsc, dsc->u.ldst.rn, rn_val, CANNOT_WRITE_PC); | |
5761 | /* Put result in right place. */ | |
5762 | displaced_write_reg (regs, dsc, dsc->rd, rt_val, LOAD_WRITE_PC); | |
5763 | if (dsc->u.ldst.xfersize == 8) | |
5764 | displaced_write_reg (regs, dsc, dsc->rd + 1, rt_val2, LOAD_WRITE_PC); | |
5765 | } | |
5766 | ||
5767 | /* Clean up store instructions. */ | |
5768 | ||
5769 | static void | |
6e39997a | 5770 | cleanup_store (struct gdbarch *gdbarch, struct regcache *regs, |
cca44b1b JB |
5771 | struct displaced_step_closure *dsc) |
5772 | { | |
5773 | CORE_ADDR from = dsc->insn_addr; | |
5774 | ULONGEST rn_val = displaced_read_reg (regs, from, 2); | |
5775 | ||
5776 | displaced_write_reg (regs, dsc, 0, dsc->tmp[0], CANNOT_WRITE_PC); | |
5777 | if (dsc->u.ldst.xfersize > 4) | |
5778 | displaced_write_reg (regs, dsc, 1, dsc->tmp[1], CANNOT_WRITE_PC); | |
5779 | displaced_write_reg (regs, dsc, 2, dsc->tmp[2], CANNOT_WRITE_PC); | |
5780 | if (!dsc->u.ldst.immed) | |
5781 | displaced_write_reg (regs, dsc, 3, dsc->tmp[3], CANNOT_WRITE_PC); | |
5782 | if (!dsc->u.ldst.restore_r4) | |
5783 | displaced_write_reg (regs, dsc, 4, dsc->tmp[4], CANNOT_WRITE_PC); | |
5784 | ||
5785 | /* Writeback. */ | |
5786 | if (dsc->u.ldst.writeback) | |
5787 | displaced_write_reg (regs, dsc, dsc->u.ldst.rn, rn_val, CANNOT_WRITE_PC); | |
5788 | } | |
5789 | ||
5790 | /* Copy "extra" load/store instructions. These are halfword/doubleword | |
5791 | transfers, which have a different encoding to byte/word transfers. */ | |
5792 | ||
5793 | static int | |
5794 | copy_extra_ld_st (struct gdbarch *gdbarch, uint32_t insn, int unpriveleged, | |
5795 | struct regcache *regs, struct displaced_step_closure *dsc) | |
5796 | { | |
5797 | unsigned int op1 = bits (insn, 20, 24); | |
5798 | unsigned int op2 = bits (insn, 5, 6); | |
5799 | unsigned int rt = bits (insn, 12, 15); | |
5800 | unsigned int rn = bits (insn, 16, 19); | |
5801 | unsigned int rm = bits (insn, 0, 3); | |
5802 | char load[12] = {0, 1, 0, 1, 1, 1, 1, 1, 0, 1, 0, 1}; | |
5803 | char bytesize[12] = {2, 2, 2, 2, 8, 1, 8, 1, 8, 2, 8, 2}; | |
5804 | int immed = (op1 & 0x4) != 0; | |
5805 | int opcode; | |
5806 | ULONGEST rt_val, rt_val2 = 0, rn_val, rm_val = 0; | |
5807 | CORE_ADDR from = dsc->insn_addr; | |
5808 | ||
5809 | if (!insn_references_pc (insn, 0x000ff00ful)) | |
5810 | return copy_unmodified (gdbarch, insn, "extra load/store", dsc); | |
5811 | ||
5812 | if (debug_displaced) | |
5813 | fprintf_unfiltered (gdb_stdlog, "displaced: copying %sextra load/store " | |
5814 | "insn %.8lx\n", unpriveleged ? "unpriveleged " : "", | |
5815 | (unsigned long) insn); | |
5816 | ||
5817 | opcode = ((op2 << 2) | (op1 & 0x1) | ((op1 & 0x4) >> 1)) - 4; | |
5818 | ||
5819 | if (opcode < 0) | |
5820 | internal_error (__FILE__, __LINE__, | |
5821 | _("copy_extra_ld_st: instruction decode error")); | |
5822 | ||
5823 | dsc->tmp[0] = displaced_read_reg (regs, from, 0); | |
5824 | dsc->tmp[1] = displaced_read_reg (regs, from, 1); | |
5825 | dsc->tmp[2] = displaced_read_reg (regs, from, 2); | |
5826 | if (!immed) | |
5827 | dsc->tmp[3] = displaced_read_reg (regs, from, 3); | |
5828 | ||
5829 | rt_val = displaced_read_reg (regs, from, rt); | |
5830 | if (bytesize[opcode] == 8) | |
5831 | rt_val2 = displaced_read_reg (regs, from, rt + 1); | |
5832 | rn_val = displaced_read_reg (regs, from, rn); | |
5833 | if (!immed) | |
5834 | rm_val = displaced_read_reg (regs, from, rm); | |
5835 | ||
5836 | displaced_write_reg (regs, dsc, 0, rt_val, CANNOT_WRITE_PC); | |
5837 | if (bytesize[opcode] == 8) | |
5838 | displaced_write_reg (regs, dsc, 1, rt_val2, CANNOT_WRITE_PC); | |
5839 | displaced_write_reg (regs, dsc, 2, rn_val, CANNOT_WRITE_PC); | |
5840 | if (!immed) | |
5841 | displaced_write_reg (regs, dsc, 3, rm_val, CANNOT_WRITE_PC); | |
5842 | ||
5843 | dsc->rd = rt; | |
5844 | dsc->u.ldst.xfersize = bytesize[opcode]; | |
5845 | dsc->u.ldst.rn = rn; | |
5846 | dsc->u.ldst.immed = immed; | |
5847 | dsc->u.ldst.writeback = bit (insn, 24) == 0 || bit (insn, 21) != 0; | |
5848 | dsc->u.ldst.restore_r4 = 0; | |
5849 | ||
5850 | if (immed) | |
5851 | /* {ldr,str}<width><cond> rt, [rt2,] [rn, #imm] | |
5852 | -> | |
5853 | {ldr,str}<width><cond> r0, [r1,] [r2, #imm]. */ | |
5854 | dsc->modinsn[0] = (insn & 0xfff00fff) | 0x20000; | |
5855 | else | |
5856 | /* {ldr,str}<width><cond> rt, [rt2,] [rn, +/-rm] | |
5857 | -> | |
5858 | {ldr,str}<width><cond> r0, [r1,] [r2, +/-r3]. */ | |
5859 | dsc->modinsn[0] = (insn & 0xfff00ff0) | 0x20003; | |
5860 | ||
5861 | dsc->cleanup = load[opcode] ? &cleanup_load : &cleanup_store; | |
5862 | ||
5863 | return 0; | |
5864 | } | |
5865 | ||
5866 | /* Copy byte/word loads and stores. */ | |
5867 | ||
5868 | static int | |
5869 | copy_ldr_str_ldrb_strb (struct gdbarch *gdbarch, uint32_t insn, | |
5870 | struct regcache *regs, | |
5871 | struct displaced_step_closure *dsc, int load, int byte, | |
5872 | int usermode) | |
5873 | { | |
5874 | int immed = !bit (insn, 25); | |
5875 | unsigned int rt = bits (insn, 12, 15); | |
5876 | unsigned int rn = bits (insn, 16, 19); | |
5877 | unsigned int rm = bits (insn, 0, 3); /* Only valid if !immed. */ | |
5878 | ULONGEST rt_val, rn_val, rm_val = 0; | |
5879 | CORE_ADDR from = dsc->insn_addr; | |
5880 | ||
5881 | if (!insn_references_pc (insn, 0x000ff00ful)) | |
5882 | return copy_unmodified (gdbarch, insn, "load/store", dsc); | |
5883 | ||
5884 | if (debug_displaced) | |
5885 | fprintf_unfiltered (gdb_stdlog, "displaced: copying %s%s insn %.8lx\n", | |
5886 | load ? (byte ? "ldrb" : "ldr") | |
5887 | : (byte ? "strb" : "str"), usermode ? "t" : "", | |
5888 | (unsigned long) insn); | |
5889 | ||
5890 | dsc->tmp[0] = displaced_read_reg (regs, from, 0); | |
5891 | dsc->tmp[2] = displaced_read_reg (regs, from, 2); | |
5892 | if (!immed) | |
5893 | dsc->tmp[3] = displaced_read_reg (regs, from, 3); | |
5894 | if (!load) | |
5895 | dsc->tmp[4] = displaced_read_reg (regs, from, 4); | |
5896 | ||
5897 | rt_val = displaced_read_reg (regs, from, rt); | |
5898 | rn_val = displaced_read_reg (regs, from, rn); | |
5899 | if (!immed) | |
5900 | rm_val = displaced_read_reg (regs, from, rm); | |
5901 | ||
5902 | displaced_write_reg (regs, dsc, 0, rt_val, CANNOT_WRITE_PC); | |
5903 | displaced_write_reg (regs, dsc, 2, rn_val, CANNOT_WRITE_PC); | |
5904 | if (!immed) | |
5905 | displaced_write_reg (regs, dsc, 3, rm_val, CANNOT_WRITE_PC); | |
5906 | ||
5907 | dsc->rd = rt; | |
5908 | dsc->u.ldst.xfersize = byte ? 1 : 4; | |
5909 | dsc->u.ldst.rn = rn; | |
5910 | dsc->u.ldst.immed = immed; | |
5911 | dsc->u.ldst.writeback = bit (insn, 24) == 0 || bit (insn, 21) != 0; | |
5912 | ||
5913 | /* To write PC we can do: | |
5914 | ||
5915 | scratch+0: str pc, temp (*temp = scratch + 8 + offset) | |
5916 | scratch+4: ldr r4, temp | |
5917 | scratch+8: sub r4, r4, pc (r4 = scratch + 8 + offset - scratch - 8 - 8) | |
5918 | scratch+12: add r4, r4, #8 (r4 = offset) | |
5919 | scratch+16: add r0, r0, r4 | |
5920 | scratch+20: str r0, [r2, #imm] (or str r0, [r2, r3]) | |
5921 | scratch+24: <temp> | |
5922 | ||
5923 | Otherwise we don't know what value to write for PC, since the offset is | |
5924 | architecture-dependent (sometimes PC+8, sometimes PC+12). */ | |
5925 | ||
5926 | if (load || rt != 15) | |
5927 | { | |
5928 | dsc->u.ldst.restore_r4 = 0; | |
5929 | ||
5930 | if (immed) | |
5931 | /* {ldr,str}[b]<cond> rt, [rn, #imm], etc. | |
5932 | -> | |
5933 | {ldr,str}[b]<cond> r0, [r2, #imm]. */ | |
5934 | dsc->modinsn[0] = (insn & 0xfff00fff) | 0x20000; | |
5935 | else | |
5936 | /* {ldr,str}[b]<cond> rt, [rn, rm], etc. | |
5937 | -> | |
5938 | {ldr,str}[b]<cond> r0, [r2, r3]. */ | |
5939 | dsc->modinsn[0] = (insn & 0xfff00ff0) | 0x20003; | |
5940 | } | |
5941 | else | |
5942 | { | |
5943 | /* We need to use r4 as scratch. Make sure it's restored afterwards. */ | |
5944 | dsc->u.ldst.restore_r4 = 1; | |
5945 | ||
5946 | dsc->modinsn[0] = 0xe58ff014; /* str pc, [pc, #20]. */ | |
5947 | dsc->modinsn[1] = 0xe59f4010; /* ldr r4, [pc, #16]. */ | |
5948 | dsc->modinsn[2] = 0xe044400f; /* sub r4, r4, pc. */ | |
5949 | dsc->modinsn[3] = 0xe2844008; /* add r4, r4, #8. */ | |
5950 | dsc->modinsn[4] = 0xe0800004; /* add r0, r0, r4. */ | |
5951 | ||
5952 | /* As above. */ | |
5953 | if (immed) | |
5954 | dsc->modinsn[5] = (insn & 0xfff00fff) | 0x20000; | |
5955 | else | |
5956 | dsc->modinsn[5] = (insn & 0xfff00ff0) | 0x20003; | |
5957 | ||
5958 | dsc->modinsn[6] = 0x0; /* breakpoint location. */ | |
5959 | dsc->modinsn[7] = 0x0; /* scratch space. */ | |
5960 | ||
5961 | dsc->numinsns = 6; | |
5962 | } | |
5963 | ||
5964 | dsc->cleanup = load ? &cleanup_load : &cleanup_store; | |
5965 | ||
5966 | return 0; | |
5967 | } | |
5968 | ||
5969 | /* Cleanup LDM instructions with fully-populated register list. This is an | |
5970 | unfortunate corner case: it's impossible to implement correctly by modifying | |
5971 | the instruction. The issue is as follows: we have an instruction, | |
5972 | ||
5973 | ldm rN, {r0-r15} | |
5974 | ||
5975 | which we must rewrite to avoid loading PC. A possible solution would be to | |
5976 | do the load in two halves, something like (with suitable cleanup | |
5977 | afterwards): | |
5978 | ||
5979 | mov r8, rN | |
5980 | ldm[id][ab] r8!, {r0-r7} | |
5981 | str r7, <temp> | |
5982 | ldm[id][ab] r8, {r7-r14} | |
5983 | <bkpt> | |
5984 | ||
5985 | but at present there's no suitable place for <temp>, since the scratch space | |
5986 | is overwritten before the cleanup routine is called. For now, we simply | |
5987 | emulate the instruction. */ | |
5988 | ||
5989 | static void | |
5990 | cleanup_block_load_all (struct gdbarch *gdbarch, struct regcache *regs, | |
5991 | struct displaced_step_closure *dsc) | |
5992 | { | |
5993 | ULONGEST from = dsc->insn_addr; | |
5994 | int inc = dsc->u.block.increment; | |
5995 | int bump_before = dsc->u.block.before ? (inc ? 4 : -4) : 0; | |
5996 | int bump_after = dsc->u.block.before ? 0 : (inc ? 4 : -4); | |
5997 | uint32_t regmask = dsc->u.block.regmask; | |
5998 | int regno = inc ? 0 : 15; | |
5999 | CORE_ADDR xfer_addr = dsc->u.block.xfer_addr; | |
6000 | int exception_return = dsc->u.block.load && dsc->u.block.user | |
6001 | && (regmask & 0x8000) != 0; | |
6002 | uint32_t status = displaced_read_reg (regs, from, ARM_PS_REGNUM); | |
6003 | int do_transfer = condition_true (dsc->u.block.cond, status); | |
6004 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
6005 | ||
6006 | if (!do_transfer) | |
6007 | return; | |
6008 | ||
6009 | /* If the instruction is ldm rN, {...pc}^, I don't think there's anything | |
6010 | sensible we can do here. Complain loudly. */ | |
6011 | if (exception_return) | |
6012 | error (_("Cannot single-step exception return")); | |
6013 | ||
6014 | /* We don't handle any stores here for now. */ | |
6015 | gdb_assert (dsc->u.block.load != 0); | |
6016 | ||
6017 | if (debug_displaced) | |
6018 | fprintf_unfiltered (gdb_stdlog, "displaced: emulating block transfer: " | |
6019 | "%s %s %s\n", dsc->u.block.load ? "ldm" : "stm", | |
6020 | dsc->u.block.increment ? "inc" : "dec", | |
6021 | dsc->u.block.before ? "before" : "after"); | |
6022 | ||
6023 | while (regmask) | |
6024 | { | |
6025 | uint32_t memword; | |
6026 | ||
6027 | if (inc) | |
6028 | while (regno <= 15 && (regmask & (1 << regno)) == 0) | |
6029 | regno++; | |
6030 | else | |
6031 | while (regno >= 0 && (regmask & (1 << regno)) == 0) | |
6032 | regno--; | |
6033 | ||
6034 | xfer_addr += bump_before; | |
6035 | ||
6036 | memword = read_memory_unsigned_integer (xfer_addr, 4, byte_order); | |
6037 | displaced_write_reg (regs, dsc, regno, memword, LOAD_WRITE_PC); | |
6038 | ||
6039 | xfer_addr += bump_after; | |
6040 | ||
6041 | regmask &= ~(1 << regno); | |
6042 | } | |
6043 | ||
6044 | if (dsc->u.block.writeback) | |
6045 | displaced_write_reg (regs, dsc, dsc->u.block.rn, xfer_addr, | |
6046 | CANNOT_WRITE_PC); | |
6047 | } | |
6048 | ||
6049 | /* Clean up an STM which included the PC in the register list. */ | |
6050 | ||
6051 | static void | |
6052 | cleanup_block_store_pc (struct gdbarch *gdbarch, struct regcache *regs, | |
6053 | struct displaced_step_closure *dsc) | |
6054 | { | |
6055 | ULONGEST from = dsc->insn_addr; | |
6056 | uint32_t status = displaced_read_reg (regs, from, ARM_PS_REGNUM); | |
6057 | int store_executed = condition_true (dsc->u.block.cond, status); | |
6058 | CORE_ADDR pc_stored_at, transferred_regs = bitcount (dsc->u.block.regmask); | |
6059 | CORE_ADDR stm_insn_addr; | |
6060 | uint32_t pc_val; | |
6061 | long offset; | |
6062 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
6063 | ||
6064 | /* If condition code fails, there's nothing else to do. */ | |
6065 | if (!store_executed) | |
6066 | return; | |
6067 | ||
6068 | if (dsc->u.block.increment) | |
6069 | { | |
6070 | pc_stored_at = dsc->u.block.xfer_addr + 4 * transferred_regs; | |
6071 | ||
6072 | if (dsc->u.block.before) | |
6073 | pc_stored_at += 4; | |
6074 | } | |
6075 | else | |
6076 | { | |
6077 | pc_stored_at = dsc->u.block.xfer_addr; | |
6078 | ||
6079 | if (dsc->u.block.before) | |
6080 | pc_stored_at -= 4; | |
6081 | } | |
6082 | ||
6083 | pc_val = read_memory_unsigned_integer (pc_stored_at, 4, byte_order); | |
6084 | stm_insn_addr = dsc->scratch_base; | |
6085 | offset = pc_val - stm_insn_addr; | |
6086 | ||
6087 | if (debug_displaced) | |
6088 | fprintf_unfiltered (gdb_stdlog, "displaced: detected PC offset %.8lx for " | |
6089 | "STM instruction\n", offset); | |
6090 | ||
6091 | /* Rewrite the stored PC to the proper value for the non-displaced original | |
6092 | instruction. */ | |
6093 | write_memory_unsigned_integer (pc_stored_at, 4, byte_order, | |
6094 | dsc->insn_addr + offset); | |
6095 | } | |
6096 | ||
6097 | /* Clean up an LDM which includes the PC in the register list. We clumped all | |
6098 | the registers in the transferred list into a contiguous range r0...rX (to | |
6099 | avoid loading PC directly and losing control of the debugged program), so we | |
6100 | must undo that here. */ | |
6101 | ||
6102 | static void | |
6e39997a | 6103 | cleanup_block_load_pc (struct gdbarch *gdbarch, |
cca44b1b JB |
6104 | struct regcache *regs, |
6105 | struct displaced_step_closure *dsc) | |
6106 | { | |
6107 | ULONGEST from = dsc->insn_addr; | |
6108 | uint32_t status = displaced_read_reg (regs, from, ARM_PS_REGNUM); | |
6109 | int load_executed = condition_true (dsc->u.block.cond, status), i; | |
6110 | unsigned int mask = dsc->u.block.regmask, write_reg = 15; | |
6111 | unsigned int regs_loaded = bitcount (mask); | |
6112 | unsigned int num_to_shuffle = regs_loaded, clobbered; | |
6113 | ||
6114 | /* The method employed here will fail if the register list is fully populated | |
6115 | (we need to avoid loading PC directly). */ | |
6116 | gdb_assert (num_to_shuffle < 16); | |
6117 | ||
6118 | if (!load_executed) | |
6119 | return; | |
6120 | ||
6121 | clobbered = (1 << num_to_shuffle) - 1; | |
6122 | ||
6123 | while (num_to_shuffle > 0) | |
6124 | { | |
6125 | if ((mask & (1 << write_reg)) != 0) | |
6126 | { | |
6127 | unsigned int read_reg = num_to_shuffle - 1; | |
6128 | ||
6129 | if (read_reg != write_reg) | |
6130 | { | |
6131 | ULONGEST rval = displaced_read_reg (regs, from, read_reg); | |
6132 | displaced_write_reg (regs, dsc, write_reg, rval, LOAD_WRITE_PC); | |
6133 | if (debug_displaced) | |
6134 | fprintf_unfiltered (gdb_stdlog, _("displaced: LDM: move " | |
6135 | "loaded register r%d to r%d\n"), read_reg, | |
6136 | write_reg); | |
6137 | } | |
6138 | else if (debug_displaced) | |
6139 | fprintf_unfiltered (gdb_stdlog, _("displaced: LDM: register " | |
6140 | "r%d already in the right place\n"), | |
6141 | write_reg); | |
6142 | ||
6143 | clobbered &= ~(1 << write_reg); | |
6144 | ||
6145 | num_to_shuffle--; | |
6146 | } | |
6147 | ||
6148 | write_reg--; | |
6149 | } | |
6150 | ||
6151 | /* Restore any registers we scribbled over. */ | |
6152 | for (write_reg = 0; clobbered != 0; write_reg++) | |
6153 | { | |
6154 | if ((clobbered & (1 << write_reg)) != 0) | |
6155 | { | |
6156 | displaced_write_reg (regs, dsc, write_reg, dsc->tmp[write_reg], | |
6157 | CANNOT_WRITE_PC); | |
6158 | if (debug_displaced) | |
6159 | fprintf_unfiltered (gdb_stdlog, _("displaced: LDM: restored " | |
6160 | "clobbered register r%d\n"), write_reg); | |
6161 | clobbered &= ~(1 << write_reg); | |
6162 | } | |
6163 | } | |
6164 | ||
6165 | /* Perform register writeback manually. */ | |
6166 | if (dsc->u.block.writeback) | |
6167 | { | |
6168 | ULONGEST new_rn_val = dsc->u.block.xfer_addr; | |
6169 | ||
6170 | if (dsc->u.block.increment) | |
6171 | new_rn_val += regs_loaded * 4; | |
6172 | else | |
6173 | new_rn_val -= regs_loaded * 4; | |
6174 | ||
6175 | displaced_write_reg (regs, dsc, dsc->u.block.rn, new_rn_val, | |
6176 | CANNOT_WRITE_PC); | |
6177 | } | |
6178 | } | |
6179 | ||
6180 | /* Handle ldm/stm, apart from some tricky cases which are unlikely to occur | |
6181 | in user-level code (in particular exception return, ldm rn, {...pc}^). */ | |
6182 | ||
6183 | static int | |
6184 | copy_block_xfer (struct gdbarch *gdbarch, uint32_t insn, struct regcache *regs, | |
6185 | struct displaced_step_closure *dsc) | |
6186 | { | |
6187 | int load = bit (insn, 20); | |
6188 | int user = bit (insn, 22); | |
6189 | int increment = bit (insn, 23); | |
6190 | int before = bit (insn, 24); | |
6191 | int writeback = bit (insn, 21); | |
6192 | int rn = bits (insn, 16, 19); | |
6193 | CORE_ADDR from = dsc->insn_addr; | |
6194 | ||
0963b4bd MS |
6195 | /* Block transfers which don't mention PC can be run directly |
6196 | out-of-line. */ | |
cca44b1b JB |
6197 | if (rn != 15 && (insn & 0x8000) == 0) |
6198 | return copy_unmodified (gdbarch, insn, "ldm/stm", dsc); | |
6199 | ||
6200 | if (rn == 15) | |
6201 | { | |
0963b4bd MS |
6202 | warning (_("displaced: Unpredictable LDM or STM with " |
6203 | "base register r15")); | |
cca44b1b JB |
6204 | return copy_unmodified (gdbarch, insn, "unpredictable ldm/stm", dsc); |
6205 | } | |
6206 | ||
6207 | if (debug_displaced) | |
6208 | fprintf_unfiltered (gdb_stdlog, "displaced: copying block transfer insn " | |
6209 | "%.8lx\n", (unsigned long) insn); | |
6210 | ||
6211 | dsc->u.block.xfer_addr = displaced_read_reg (regs, from, rn); | |
6212 | dsc->u.block.rn = rn; | |
6213 | ||
6214 | dsc->u.block.load = load; | |
6215 | dsc->u.block.user = user; | |
6216 | dsc->u.block.increment = increment; | |
6217 | dsc->u.block.before = before; | |
6218 | dsc->u.block.writeback = writeback; | |
6219 | dsc->u.block.cond = bits (insn, 28, 31); | |
6220 | ||
6221 | dsc->u.block.regmask = insn & 0xffff; | |
6222 | ||
6223 | if (load) | |
6224 | { | |
6225 | if ((insn & 0xffff) == 0xffff) | |
6226 | { | |
6227 | /* LDM with a fully-populated register list. This case is | |
6228 | particularly tricky. Implement for now by fully emulating the | |
6229 | instruction (which might not behave perfectly in all cases, but | |
6230 | these instructions should be rare enough for that not to matter | |
6231 | too much). */ | |
6232 | dsc->modinsn[0] = ARM_NOP; | |
6233 | ||
6234 | dsc->cleanup = &cleanup_block_load_all; | |
6235 | } | |
6236 | else | |
6237 | { | |
6238 | /* LDM of a list of registers which includes PC. Implement by | |
6239 | rewriting the list of registers to be transferred into a | |
6240 | contiguous chunk r0...rX before doing the transfer, then shuffling | |
6241 | registers into the correct places in the cleanup routine. */ | |
6242 | unsigned int regmask = insn & 0xffff; | |
6243 | unsigned int num_in_list = bitcount (regmask), new_regmask, bit = 1; | |
6244 | unsigned int to = 0, from = 0, i, new_rn; | |
6245 | ||
6246 | for (i = 0; i < num_in_list; i++) | |
6247 | dsc->tmp[i] = displaced_read_reg (regs, from, i); | |
6248 | ||
6249 | /* Writeback makes things complicated. We need to avoid clobbering | |
6250 | the base register with one of the registers in our modified | |
6251 | register list, but just using a different register can't work in | |
6252 | all cases, e.g.: | |
6253 | ||
6254 | ldm r14!, {r0-r13,pc} | |
6255 | ||
6256 | which would need to be rewritten as: | |
6257 | ||
6258 | ldm rN!, {r0-r14} | |
6259 | ||
6260 | but that can't work, because there's no free register for N. | |
6261 | ||
6262 | Solve this by turning off the writeback bit, and emulating | |
6263 | writeback manually in the cleanup routine. */ | |
6264 | ||
6265 | if (writeback) | |
6266 | insn &= ~(1 << 21); | |
6267 | ||
6268 | new_regmask = (1 << num_in_list) - 1; | |
6269 | ||
6270 | if (debug_displaced) | |
6271 | fprintf_unfiltered (gdb_stdlog, _("displaced: LDM r%d%s, " | |
6272 | "{..., pc}: original reg list %.4x, modified " | |
6273 | "list %.4x\n"), rn, writeback ? "!" : "", | |
6274 | (int) insn & 0xffff, new_regmask); | |
6275 | ||
6276 | dsc->modinsn[0] = (insn & ~0xffff) | (new_regmask & 0xffff); | |
6277 | ||
6278 | dsc->cleanup = &cleanup_block_load_pc; | |
6279 | } | |
6280 | } | |
6281 | else | |
6282 | { | |
6283 | /* STM of a list of registers which includes PC. Run the instruction | |
6284 | as-is, but out of line: this will store the wrong value for the PC, | |
6285 | so we must manually fix up the memory in the cleanup routine. | |
6286 | Doing things this way has the advantage that we can auto-detect | |
6287 | the offset of the PC write (which is architecture-dependent) in | |
6288 | the cleanup routine. */ | |
6289 | dsc->modinsn[0] = insn; | |
6290 | ||
6291 | dsc->cleanup = &cleanup_block_store_pc; | |
6292 | } | |
6293 | ||
6294 | return 0; | |
6295 | } | |
6296 | ||
6297 | /* Cleanup/copy SVC (SWI) instructions. These two functions are overridden | |
6298 | for Linux, where some SVC instructions must be treated specially. */ | |
6299 | ||
6300 | static void | |
6e39997a | 6301 | cleanup_svc (struct gdbarch *gdbarch, struct regcache *regs, |
cca44b1b JB |
6302 | struct displaced_step_closure *dsc) |
6303 | { | |
6304 | CORE_ADDR from = dsc->insn_addr; | |
6305 | CORE_ADDR resume_addr = from + 4; | |
6306 | ||
6307 | if (debug_displaced) | |
6308 | fprintf_unfiltered (gdb_stdlog, "displaced: cleanup for svc, resume at " | |
6309 | "%.8lx\n", (unsigned long) resume_addr); | |
6310 | ||
6311 | displaced_write_reg (regs, dsc, ARM_PC_REGNUM, resume_addr, BRANCH_WRITE_PC); | |
6312 | } | |
6313 | ||
6314 | static int | |
6315 | copy_svc (struct gdbarch *gdbarch, uint32_t insn, CORE_ADDR to, | |
6316 | struct regcache *regs, struct displaced_step_closure *dsc) | |
6317 | { | |
6318 | CORE_ADDR from = dsc->insn_addr; | |
6319 | ||
6320 | /* Allow OS-specific code to override SVC handling. */ | |
6321 | if (dsc->u.svc.copy_svc_os) | |
6322 | return dsc->u.svc.copy_svc_os (gdbarch, insn, to, regs, dsc); | |
6323 | ||
6324 | if (debug_displaced) | |
6325 | fprintf_unfiltered (gdb_stdlog, "displaced: copying svc insn %.8lx\n", | |
6326 | (unsigned long) insn); | |
6327 | ||
6328 | /* Preparation: none. | |
6329 | Insn: unmodified svc. | |
6330 | Cleanup: pc <- insn_addr + 4. */ | |
6331 | ||
6332 | dsc->modinsn[0] = insn; | |
6333 | ||
6334 | dsc->cleanup = &cleanup_svc; | |
6335 | /* Pretend we wrote to the PC, so cleanup doesn't set PC to the next | |
6336 | instruction. */ | |
6337 | dsc->wrote_to_pc = 1; | |
6338 | ||
6339 | return 0; | |
6340 | } | |
6341 | ||
6342 | /* Copy undefined instructions. */ | |
6343 | ||
6344 | static int | |
6e39997a | 6345 | copy_undef (struct gdbarch *gdbarch, uint32_t insn, |
cca44b1b JB |
6346 | struct displaced_step_closure *dsc) |
6347 | { | |
6348 | if (debug_displaced) | |
0963b4bd MS |
6349 | fprintf_unfiltered (gdb_stdlog, |
6350 | "displaced: copying undefined insn %.8lx\n", | |
cca44b1b JB |
6351 | (unsigned long) insn); |
6352 | ||
6353 | dsc->modinsn[0] = insn; | |
6354 | ||
6355 | return 0; | |
6356 | } | |
6357 | ||
6358 | /* Copy unpredictable instructions. */ | |
6359 | ||
6360 | static int | |
6e39997a | 6361 | copy_unpred (struct gdbarch *gdbarch, uint32_t insn, |
cca44b1b JB |
6362 | struct displaced_step_closure *dsc) |
6363 | { | |
6364 | if (debug_displaced) | |
6365 | fprintf_unfiltered (gdb_stdlog, "displaced: copying unpredictable insn " | |
6366 | "%.8lx\n", (unsigned long) insn); | |
6367 | ||
6368 | dsc->modinsn[0] = insn; | |
6369 | ||
6370 | return 0; | |
6371 | } | |
6372 | ||
6373 | /* The decode_* functions are instruction decoding helpers. They mostly follow | |
6374 | the presentation in the ARM ARM. */ | |
6375 | ||
6376 | static int | |
6377 | decode_misc_memhint_neon (struct gdbarch *gdbarch, uint32_t insn, | |
6378 | struct regcache *regs, | |
6379 | struct displaced_step_closure *dsc) | |
6380 | { | |
6381 | unsigned int op1 = bits (insn, 20, 26), op2 = bits (insn, 4, 7); | |
6382 | unsigned int rn = bits (insn, 16, 19); | |
6383 | ||
6384 | if (op1 == 0x10 && (op2 & 0x2) == 0x0 && (rn & 0xe) == 0x0) | |
6385 | return copy_unmodified (gdbarch, insn, "cps", dsc); | |
6386 | else if (op1 == 0x10 && op2 == 0x0 && (rn & 0xe) == 0x1) | |
6387 | return copy_unmodified (gdbarch, insn, "setend", dsc); | |
6388 | else if ((op1 & 0x60) == 0x20) | |
6389 | return copy_unmodified (gdbarch, insn, "neon dataproc", dsc); | |
6390 | else if ((op1 & 0x71) == 0x40) | |
6391 | return copy_unmodified (gdbarch, insn, "neon elt/struct load/store", dsc); | |
6392 | else if ((op1 & 0x77) == 0x41) | |
6393 | return copy_unmodified (gdbarch, insn, "unallocated mem hint", dsc); | |
6394 | else if ((op1 & 0x77) == 0x45) | |
6395 | return copy_preload (gdbarch, insn, regs, dsc); /* pli. */ | |
6396 | else if ((op1 & 0x77) == 0x51) | |
6397 | { | |
6398 | if (rn != 0xf) | |
6399 | return copy_preload (gdbarch, insn, regs, dsc); /* pld/pldw. */ | |
6400 | else | |
6401 | return copy_unpred (gdbarch, insn, dsc); | |
6402 | } | |
6403 | else if ((op1 & 0x77) == 0x55) | |
6404 | return copy_preload (gdbarch, insn, regs, dsc); /* pld/pldw. */ | |
6405 | else if (op1 == 0x57) | |
6406 | switch (op2) | |
6407 | { | |
6408 | case 0x1: return copy_unmodified (gdbarch, insn, "clrex", dsc); | |
6409 | case 0x4: return copy_unmodified (gdbarch, insn, "dsb", dsc); | |
6410 | case 0x5: return copy_unmodified (gdbarch, insn, "dmb", dsc); | |
6411 | case 0x6: return copy_unmodified (gdbarch, insn, "isb", dsc); | |
6412 | default: return copy_unpred (gdbarch, insn, dsc); | |
6413 | } | |
6414 | else if ((op1 & 0x63) == 0x43) | |
6415 | return copy_unpred (gdbarch, insn, dsc); | |
6416 | else if ((op2 & 0x1) == 0x0) | |
6417 | switch (op1 & ~0x80) | |
6418 | { | |
6419 | case 0x61: | |
6420 | return copy_unmodified (gdbarch, insn, "unallocated mem hint", dsc); | |
6421 | case 0x65: | |
6422 | return copy_preload_reg (gdbarch, insn, regs, dsc); /* pli reg. */ | |
6423 | case 0x71: case 0x75: | |
6424 | /* pld/pldw reg. */ | |
6425 | return copy_preload_reg (gdbarch, insn, regs, dsc); | |
6426 | case 0x63: case 0x67: case 0x73: case 0x77: | |
6427 | return copy_unpred (gdbarch, insn, dsc); | |
6428 | default: | |
6429 | return copy_undef (gdbarch, insn, dsc); | |
6430 | } | |
6431 | else | |
6432 | return copy_undef (gdbarch, insn, dsc); /* Probably unreachable. */ | |
6433 | } | |
6434 | ||
6435 | static int | |
6436 | decode_unconditional (struct gdbarch *gdbarch, uint32_t insn, | |
0963b4bd MS |
6437 | struct regcache *regs, |
6438 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
6439 | { |
6440 | if (bit (insn, 27) == 0) | |
6441 | return decode_misc_memhint_neon (gdbarch, insn, regs, dsc); | |
6442 | /* Switch on bits: 0bxxxxx321xxx0xxxxxxxxxxxxxxxxxxxx. */ | |
6443 | else switch (((insn & 0x7000000) >> 23) | ((insn & 0x100000) >> 20)) | |
6444 | { | |
6445 | case 0x0: case 0x2: | |
6446 | return copy_unmodified (gdbarch, insn, "srs", dsc); | |
6447 | ||
6448 | case 0x1: case 0x3: | |
6449 | return copy_unmodified (gdbarch, insn, "rfe", dsc); | |
6450 | ||
6451 | case 0x4: case 0x5: case 0x6: case 0x7: | |
6452 | return copy_b_bl_blx (gdbarch, insn, regs, dsc); | |
6453 | ||
6454 | case 0x8: | |
6455 | switch ((insn & 0xe00000) >> 21) | |
6456 | { | |
6457 | case 0x1: case 0x3: case 0x4: case 0x5: case 0x6: case 0x7: | |
6458 | /* stc/stc2. */ | |
6459 | return copy_copro_load_store (gdbarch, insn, regs, dsc); | |
6460 | ||
6461 | case 0x2: | |
6462 | return copy_unmodified (gdbarch, insn, "mcrr/mcrr2", dsc); | |
6463 | ||
6464 | default: | |
6465 | return copy_undef (gdbarch, insn, dsc); | |
6466 | } | |
6467 | ||
6468 | case 0x9: | |
6469 | { | |
6470 | int rn_f = (bits (insn, 16, 19) == 0xf); | |
6471 | switch ((insn & 0xe00000) >> 21) | |
6472 | { | |
6473 | case 0x1: case 0x3: | |
6474 | /* ldc/ldc2 imm (undefined for rn == pc). */ | |
6475 | return rn_f ? copy_undef (gdbarch, insn, dsc) | |
6476 | : copy_copro_load_store (gdbarch, insn, regs, dsc); | |
6477 | ||
6478 | case 0x2: | |
6479 | return copy_unmodified (gdbarch, insn, "mrrc/mrrc2", dsc); | |
6480 | ||
6481 | case 0x4: case 0x5: case 0x6: case 0x7: | |
6482 | /* ldc/ldc2 lit (undefined for rn != pc). */ | |
6483 | return rn_f ? copy_copro_load_store (gdbarch, insn, regs, dsc) | |
6484 | : copy_undef (gdbarch, insn, dsc); | |
6485 | ||
6486 | default: | |
6487 | return copy_undef (gdbarch, insn, dsc); | |
6488 | } | |
6489 | } | |
6490 | ||
6491 | case 0xa: | |
6492 | return copy_unmodified (gdbarch, insn, "stc/stc2", dsc); | |
6493 | ||
6494 | case 0xb: | |
6495 | if (bits (insn, 16, 19) == 0xf) | |
6496 | /* ldc/ldc2 lit. */ | |
6497 | return copy_copro_load_store (gdbarch, insn, regs, dsc); | |
6498 | else | |
6499 | return copy_undef (gdbarch, insn, dsc); | |
6500 | ||
6501 | case 0xc: | |
6502 | if (bit (insn, 4)) | |
6503 | return copy_unmodified (gdbarch, insn, "mcr/mcr2", dsc); | |
6504 | else | |
6505 | return copy_unmodified (gdbarch, insn, "cdp/cdp2", dsc); | |
6506 | ||
6507 | case 0xd: | |
6508 | if (bit (insn, 4)) | |
6509 | return copy_unmodified (gdbarch, insn, "mrc/mrc2", dsc); | |
6510 | else | |
6511 | return copy_unmodified (gdbarch, insn, "cdp/cdp2", dsc); | |
6512 | ||
6513 | default: | |
6514 | return copy_undef (gdbarch, insn, dsc); | |
6515 | } | |
6516 | } | |
6517 | ||
6518 | /* Decode miscellaneous instructions in dp/misc encoding space. */ | |
6519 | ||
6520 | static int | |
6521 | decode_miscellaneous (struct gdbarch *gdbarch, uint32_t insn, | |
0963b4bd MS |
6522 | struct regcache *regs, |
6523 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
6524 | { |
6525 | unsigned int op2 = bits (insn, 4, 6); | |
6526 | unsigned int op = bits (insn, 21, 22); | |
6527 | unsigned int op1 = bits (insn, 16, 19); | |
6528 | ||
6529 | switch (op2) | |
6530 | { | |
6531 | case 0x0: | |
6532 | return copy_unmodified (gdbarch, insn, "mrs/msr", dsc); | |
6533 | ||
6534 | case 0x1: | |
6535 | if (op == 0x1) /* bx. */ | |
6536 | return copy_bx_blx_reg (gdbarch, insn, regs, dsc); | |
6537 | else if (op == 0x3) | |
6538 | return copy_unmodified (gdbarch, insn, "clz", dsc); | |
6539 | else | |
6540 | return copy_undef (gdbarch, insn, dsc); | |
6541 | ||
6542 | case 0x2: | |
6543 | if (op == 0x1) | |
6544 | /* Not really supported. */ | |
6545 | return copy_unmodified (gdbarch, insn, "bxj", dsc); | |
6546 | else | |
6547 | return copy_undef (gdbarch, insn, dsc); | |
6548 | ||
6549 | case 0x3: | |
6550 | if (op == 0x1) | |
0963b4bd MS |
6551 | return copy_bx_blx_reg (gdbarch, insn, |
6552 | regs, dsc); /* blx register. */ | |
cca44b1b JB |
6553 | else |
6554 | return copy_undef (gdbarch, insn, dsc); | |
6555 | ||
6556 | case 0x5: | |
6557 | return copy_unmodified (gdbarch, insn, "saturating add/sub", dsc); | |
6558 | ||
6559 | case 0x7: | |
6560 | if (op == 0x1) | |
6561 | return copy_unmodified (gdbarch, insn, "bkpt", dsc); | |
6562 | else if (op == 0x3) | |
6563 | /* Not really supported. */ | |
6564 | return copy_unmodified (gdbarch, insn, "smc", dsc); | |
6565 | ||
6566 | default: | |
6567 | return copy_undef (gdbarch, insn, dsc); | |
6568 | } | |
6569 | } | |
6570 | ||
6571 | static int | |
6572 | decode_dp_misc (struct gdbarch *gdbarch, uint32_t insn, struct regcache *regs, | |
6573 | struct displaced_step_closure *dsc) | |
6574 | { | |
6575 | if (bit (insn, 25)) | |
6576 | switch (bits (insn, 20, 24)) | |
6577 | { | |
6578 | case 0x10: | |
6579 | return copy_unmodified (gdbarch, insn, "movw", dsc); | |
6580 | ||
6581 | case 0x14: | |
6582 | return copy_unmodified (gdbarch, insn, "movt", dsc); | |
6583 | ||
6584 | case 0x12: case 0x16: | |
6585 | return copy_unmodified (gdbarch, insn, "msr imm", dsc); | |
6586 | ||
6587 | default: | |
6588 | return copy_alu_imm (gdbarch, insn, regs, dsc); | |
6589 | } | |
6590 | else | |
6591 | { | |
6592 | uint32_t op1 = bits (insn, 20, 24), op2 = bits (insn, 4, 7); | |
6593 | ||
6594 | if ((op1 & 0x19) != 0x10 && (op2 & 0x1) == 0x0) | |
6595 | return copy_alu_reg (gdbarch, insn, regs, dsc); | |
6596 | else if ((op1 & 0x19) != 0x10 && (op2 & 0x9) == 0x1) | |
6597 | return copy_alu_shifted_reg (gdbarch, insn, regs, dsc); | |
6598 | else if ((op1 & 0x19) == 0x10 && (op2 & 0x8) == 0x0) | |
6599 | return decode_miscellaneous (gdbarch, insn, regs, dsc); | |
6600 | else if ((op1 & 0x19) == 0x10 && (op2 & 0x9) == 0x8) | |
6601 | return copy_unmodified (gdbarch, insn, "halfword mul/mla", dsc); | |
6602 | else if ((op1 & 0x10) == 0x00 && op2 == 0x9) | |
6603 | return copy_unmodified (gdbarch, insn, "mul/mla", dsc); | |
6604 | else if ((op1 & 0x10) == 0x10 && op2 == 0x9) | |
6605 | return copy_unmodified (gdbarch, insn, "synch", dsc); | |
6606 | else if (op2 == 0xb || (op2 & 0xd) == 0xd) | |
6607 | /* 2nd arg means "unpriveleged". */ | |
6608 | return copy_extra_ld_st (gdbarch, insn, (op1 & 0x12) == 0x02, regs, | |
6609 | dsc); | |
6610 | } | |
6611 | ||
6612 | /* Should be unreachable. */ | |
6613 | return 1; | |
6614 | } | |
6615 | ||
6616 | static int | |
6617 | decode_ld_st_word_ubyte (struct gdbarch *gdbarch, uint32_t insn, | |
6618 | struct regcache *regs, | |
6619 | struct displaced_step_closure *dsc) | |
6620 | { | |
6621 | int a = bit (insn, 25), b = bit (insn, 4); | |
6622 | uint32_t op1 = bits (insn, 20, 24); | |
6623 | int rn_f = bits (insn, 16, 19) == 0xf; | |
6624 | ||
6625 | if ((!a && (op1 & 0x05) == 0x00 && (op1 & 0x17) != 0x02) | |
6626 | || (a && (op1 & 0x05) == 0x00 && (op1 & 0x17) != 0x02 && !b)) | |
6627 | return copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 0, 0); | |
6628 | else if ((!a && (op1 & 0x17) == 0x02) | |
6629 | || (a && (op1 & 0x17) == 0x02 && !b)) | |
6630 | return copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 0, 1); | |
6631 | else if ((!a && (op1 & 0x05) == 0x01 && (op1 & 0x17) != 0x03) | |
6632 | || (a && (op1 & 0x05) == 0x01 && (op1 & 0x17) != 0x03 && !b)) | |
6633 | return copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 0, 0); | |
6634 | else if ((!a && (op1 & 0x17) == 0x03) | |
6635 | || (a && (op1 & 0x17) == 0x03 && !b)) | |
6636 | return copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 0, 1); | |
6637 | else if ((!a && (op1 & 0x05) == 0x04 && (op1 & 0x17) != 0x06) | |
6638 | || (a && (op1 & 0x05) == 0x04 && (op1 & 0x17) != 0x06 && !b)) | |
6639 | return copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 1, 0); | |
6640 | else if ((!a && (op1 & 0x17) == 0x06) | |
6641 | || (a && (op1 & 0x17) == 0x06 && !b)) | |
6642 | return copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 0, 1, 1); | |
6643 | else if ((!a && (op1 & 0x05) == 0x05 && (op1 & 0x17) != 0x07) | |
6644 | || (a && (op1 & 0x05) == 0x05 && (op1 & 0x17) != 0x07 && !b)) | |
6645 | return copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 1, 0); | |
6646 | else if ((!a && (op1 & 0x17) == 0x07) | |
6647 | || (a && (op1 & 0x17) == 0x07 && !b)) | |
6648 | return copy_ldr_str_ldrb_strb (gdbarch, insn, regs, dsc, 1, 1, 1); | |
6649 | ||
6650 | /* Should be unreachable. */ | |
6651 | return 1; | |
6652 | } | |
6653 | ||
6654 | static int | |
6655 | decode_media (struct gdbarch *gdbarch, uint32_t insn, | |
6656 | struct displaced_step_closure *dsc) | |
6657 | { | |
6658 | switch (bits (insn, 20, 24)) | |
6659 | { | |
6660 | case 0x00: case 0x01: case 0x02: case 0x03: | |
6661 | return copy_unmodified (gdbarch, insn, "parallel add/sub signed", dsc); | |
6662 | ||
6663 | case 0x04: case 0x05: case 0x06: case 0x07: | |
6664 | return copy_unmodified (gdbarch, insn, "parallel add/sub unsigned", dsc); | |
6665 | ||
6666 | case 0x08: case 0x09: case 0x0a: case 0x0b: | |
6667 | case 0x0c: case 0x0d: case 0x0e: case 0x0f: | |
6668 | return copy_unmodified (gdbarch, insn, | |
6669 | "decode/pack/unpack/saturate/reverse", dsc); | |
6670 | ||
6671 | case 0x18: | |
6672 | if (bits (insn, 5, 7) == 0) /* op2. */ | |
6673 | { | |
6674 | if (bits (insn, 12, 15) == 0xf) | |
6675 | return copy_unmodified (gdbarch, insn, "usad8", dsc); | |
6676 | else | |
6677 | return copy_unmodified (gdbarch, insn, "usada8", dsc); | |
6678 | } | |
6679 | else | |
6680 | return copy_undef (gdbarch, insn, dsc); | |
6681 | ||
6682 | case 0x1a: case 0x1b: | |
6683 | if (bits (insn, 5, 6) == 0x2) /* op2[1:0]. */ | |
6684 | return copy_unmodified (gdbarch, insn, "sbfx", dsc); | |
6685 | else | |
6686 | return copy_undef (gdbarch, insn, dsc); | |
6687 | ||
6688 | case 0x1c: case 0x1d: | |
6689 | if (bits (insn, 5, 6) == 0x0) /* op2[1:0]. */ | |
6690 | { | |
6691 | if (bits (insn, 0, 3) == 0xf) | |
6692 | return copy_unmodified (gdbarch, insn, "bfc", dsc); | |
6693 | else | |
6694 | return copy_unmodified (gdbarch, insn, "bfi", dsc); | |
6695 | } | |
6696 | else | |
6697 | return copy_undef (gdbarch, insn, dsc); | |
6698 | ||
6699 | case 0x1e: case 0x1f: | |
6700 | if (bits (insn, 5, 6) == 0x2) /* op2[1:0]. */ | |
6701 | return copy_unmodified (gdbarch, insn, "ubfx", dsc); | |
6702 | else | |
6703 | return copy_undef (gdbarch, insn, dsc); | |
6704 | } | |
6705 | ||
6706 | /* Should be unreachable. */ | |
6707 | return 1; | |
6708 | } | |
6709 | ||
6710 | static int | |
6711 | decode_b_bl_ldmstm (struct gdbarch *gdbarch, int32_t insn, | |
6712 | struct regcache *regs, struct displaced_step_closure *dsc) | |
6713 | { | |
6714 | if (bit (insn, 25)) | |
6715 | return copy_b_bl_blx (gdbarch, insn, regs, dsc); | |
6716 | else | |
6717 | return copy_block_xfer (gdbarch, insn, regs, dsc); | |
6718 | } | |
6719 | ||
6720 | static int | |
6721 | decode_ext_reg_ld_st (struct gdbarch *gdbarch, uint32_t insn, | |
0963b4bd MS |
6722 | struct regcache *regs, |
6723 | struct displaced_step_closure *dsc) | |
cca44b1b JB |
6724 | { |
6725 | unsigned int opcode = bits (insn, 20, 24); | |
6726 | ||
6727 | switch (opcode) | |
6728 | { | |
6729 | case 0x04: case 0x05: /* VFP/Neon mrrc/mcrr. */ | |
6730 | return copy_unmodified (gdbarch, insn, "vfp/neon mrrc/mcrr", dsc); | |
6731 | ||
6732 | case 0x08: case 0x0a: case 0x0c: case 0x0e: | |
6733 | case 0x12: case 0x16: | |
6734 | return copy_unmodified (gdbarch, insn, "vfp/neon vstm/vpush", dsc); | |
6735 | ||
6736 | case 0x09: case 0x0b: case 0x0d: case 0x0f: | |
6737 | case 0x13: case 0x17: | |
6738 | return copy_unmodified (gdbarch, insn, "vfp/neon vldm/vpop", dsc); | |
6739 | ||
6740 | case 0x10: case 0x14: case 0x18: case 0x1c: /* vstr. */ | |
6741 | case 0x11: case 0x15: case 0x19: case 0x1d: /* vldr. */ | |
6742 | /* Note: no writeback for these instructions. Bit 25 will always be | |
6743 | zero though (via caller), so the following works OK. */ | |
6744 | return copy_copro_load_store (gdbarch, insn, regs, dsc); | |
6745 | } | |
6746 | ||
6747 | /* Should be unreachable. */ | |
6748 | return 1; | |
6749 | } | |
6750 | ||
6751 | static int | |
6752 | decode_svc_copro (struct gdbarch *gdbarch, uint32_t insn, CORE_ADDR to, | |
6753 | struct regcache *regs, struct displaced_step_closure *dsc) | |
6754 | { | |
6755 | unsigned int op1 = bits (insn, 20, 25); | |
6756 | int op = bit (insn, 4); | |
6757 | unsigned int coproc = bits (insn, 8, 11); | |
6758 | unsigned int rn = bits (insn, 16, 19); | |
6759 | ||
6760 | if ((op1 & 0x20) == 0x00 && (op1 & 0x3a) != 0x00 && (coproc & 0xe) == 0xa) | |
6761 | return decode_ext_reg_ld_st (gdbarch, insn, regs, dsc); | |
6762 | else if ((op1 & 0x21) == 0x00 && (op1 & 0x3a) != 0x00 | |
6763 | && (coproc & 0xe) != 0xa) | |
6764 | /* stc/stc2. */ | |
6765 | return copy_copro_load_store (gdbarch, insn, regs, dsc); | |
6766 | else if ((op1 & 0x21) == 0x01 && (op1 & 0x3a) != 0x00 | |
6767 | && (coproc & 0xe) != 0xa) | |
6768 | /* ldc/ldc2 imm/lit. */ | |
6769 | return copy_copro_load_store (gdbarch, insn, regs, dsc); | |
6770 | else if ((op1 & 0x3e) == 0x00) | |
6771 | return copy_undef (gdbarch, insn, dsc); | |
6772 | else if ((op1 & 0x3e) == 0x04 && (coproc & 0xe) == 0xa) | |
6773 | return copy_unmodified (gdbarch, insn, "neon 64bit xfer", dsc); | |
6774 | else if (op1 == 0x04 && (coproc & 0xe) != 0xa) | |
6775 | return copy_unmodified (gdbarch, insn, "mcrr/mcrr2", dsc); | |
6776 | else if (op1 == 0x05 && (coproc & 0xe) != 0xa) | |
6777 | return copy_unmodified (gdbarch, insn, "mrrc/mrrc2", dsc); | |
6778 | else if ((op1 & 0x30) == 0x20 && !op) | |
6779 | { | |
6780 | if ((coproc & 0xe) == 0xa) | |
6781 | return copy_unmodified (gdbarch, insn, "vfp dataproc", dsc); | |
6782 | else | |
6783 | return copy_unmodified (gdbarch, insn, "cdp/cdp2", dsc); | |
6784 | } | |
6785 | else if ((op1 & 0x30) == 0x20 && op) | |
6786 | return copy_unmodified (gdbarch, insn, "neon 8/16/32 bit xfer", dsc); | |
6787 | else if ((op1 & 0x31) == 0x20 && op && (coproc & 0xe) != 0xa) | |
6788 | return copy_unmodified (gdbarch, insn, "mcr/mcr2", dsc); | |
6789 | else if ((op1 & 0x31) == 0x21 && op && (coproc & 0xe) != 0xa) | |
6790 | return copy_unmodified (gdbarch, insn, "mrc/mrc2", dsc); | |
6791 | else if ((op1 & 0x30) == 0x30) | |
6792 | return copy_svc (gdbarch, insn, to, regs, dsc); | |
6793 | else | |
6794 | return copy_undef (gdbarch, insn, dsc); /* Possibly unreachable. */ | |
6795 | } | |
6796 | ||
6797 | void | |
6798 | arm_process_displaced_insn (struct gdbarch *gdbarch, uint32_t insn, | |
0963b4bd MS |
6799 | CORE_ADDR from, CORE_ADDR to, |
6800 | struct regcache *regs, | |
cca44b1b JB |
6801 | struct displaced_step_closure *dsc) |
6802 | { | |
6803 | int err = 0; | |
6804 | ||
6805 | if (!displaced_in_arm_mode (regs)) | |
6806 | error (_("Displaced stepping is only supported in ARM mode")); | |
6807 | ||
6808 | /* Most displaced instructions use a 1-instruction scratch space, so set this | |
6809 | here and override below if/when necessary. */ | |
6810 | dsc->numinsns = 1; | |
6811 | dsc->insn_addr = from; | |
6812 | dsc->scratch_base = to; | |
6813 | dsc->cleanup = NULL; | |
6814 | dsc->wrote_to_pc = 0; | |
6815 | ||
6816 | if ((insn & 0xf0000000) == 0xf0000000) | |
6817 | err = decode_unconditional (gdbarch, insn, regs, dsc); | |
6818 | else switch (((insn & 0x10) >> 4) | ((insn & 0xe000000) >> 24)) | |
6819 | { | |
6820 | case 0x0: case 0x1: case 0x2: case 0x3: | |
6821 | err = decode_dp_misc (gdbarch, insn, regs, dsc); | |
6822 | break; | |
6823 | ||
6824 | case 0x4: case 0x5: case 0x6: | |
6825 | err = decode_ld_st_word_ubyte (gdbarch, insn, regs, dsc); | |
6826 | break; | |
6827 | ||
6828 | case 0x7: | |
6829 | err = decode_media (gdbarch, insn, dsc); | |
6830 | break; | |
6831 | ||
6832 | case 0x8: case 0x9: case 0xa: case 0xb: | |
6833 | err = decode_b_bl_ldmstm (gdbarch, insn, regs, dsc); | |
6834 | break; | |
6835 | ||
6836 | case 0xc: case 0xd: case 0xe: case 0xf: | |
6837 | err = decode_svc_copro (gdbarch, insn, to, regs, dsc); | |
6838 | break; | |
6839 | } | |
6840 | ||
6841 | if (err) | |
6842 | internal_error (__FILE__, __LINE__, | |
6843 | _("arm_process_displaced_insn: Instruction decode error")); | |
6844 | } | |
6845 | ||
6846 | /* Actually set up the scratch space for a displaced instruction. */ | |
6847 | ||
6848 | void | |
6849 | arm_displaced_init_closure (struct gdbarch *gdbarch, CORE_ADDR from, | |
6850 | CORE_ADDR to, struct displaced_step_closure *dsc) | |
6851 | { | |
6852 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
6853 | unsigned int i; | |
6854 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
6855 | ||
6856 | /* Poke modified instruction(s). */ | |
6857 | for (i = 0; i < dsc->numinsns; i++) | |
6858 | { | |
6859 | if (debug_displaced) | |
6860 | fprintf_unfiltered (gdb_stdlog, "displaced: writing insn %.8lx at " | |
6861 | "%.8lx\n", (unsigned long) dsc->modinsn[i], | |
6862 | (unsigned long) to + i * 4); | |
6863 | write_memory_unsigned_integer (to + i * 4, 4, byte_order_for_code, | |
6864 | dsc->modinsn[i]); | |
6865 | } | |
6866 | ||
6867 | /* Put breakpoint afterwards. */ | |
6868 | write_memory (to + dsc->numinsns * 4, tdep->arm_breakpoint, | |
6869 | tdep->arm_breakpoint_size); | |
6870 | ||
6871 | if (debug_displaced) | |
6872 | fprintf_unfiltered (gdb_stdlog, "displaced: copy %s->%s: ", | |
6873 | paddress (gdbarch, from), paddress (gdbarch, to)); | |
6874 | } | |
6875 | ||
6876 | /* Entry point for copying an instruction into scratch space for displaced | |
6877 | stepping. */ | |
6878 | ||
6879 | struct displaced_step_closure * | |
6880 | arm_displaced_step_copy_insn (struct gdbarch *gdbarch, | |
6881 | CORE_ADDR from, CORE_ADDR to, | |
6882 | struct regcache *regs) | |
6883 | { | |
6884 | struct displaced_step_closure *dsc | |
6885 | = xmalloc (sizeof (struct displaced_step_closure)); | |
6886 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); | |
6887 | uint32_t insn = read_memory_unsigned_integer (from, 4, byte_order_for_code); | |
6888 | ||
6889 | if (debug_displaced) | |
6890 | fprintf_unfiltered (gdb_stdlog, "displaced: stepping insn %.8lx " | |
6891 | "at %.8lx\n", (unsigned long) insn, | |
6892 | (unsigned long) from); | |
6893 | ||
6894 | arm_process_displaced_insn (gdbarch, insn, from, to, regs, dsc); | |
6895 | arm_displaced_init_closure (gdbarch, from, to, dsc); | |
6896 | ||
6897 | return dsc; | |
6898 | } | |
6899 | ||
6900 | /* Entry point for cleaning things up after a displaced instruction has been | |
6901 | single-stepped. */ | |
6902 | ||
6903 | void | |
6904 | arm_displaced_step_fixup (struct gdbarch *gdbarch, | |
6905 | struct displaced_step_closure *dsc, | |
6906 | CORE_ADDR from, CORE_ADDR to, | |
6907 | struct regcache *regs) | |
6908 | { | |
6909 | if (dsc->cleanup) | |
6910 | dsc->cleanup (gdbarch, regs, dsc); | |
6911 | ||
6912 | if (!dsc->wrote_to_pc) | |
6913 | regcache_cooked_write_unsigned (regs, ARM_PC_REGNUM, dsc->insn_addr + 4); | |
6914 | } | |
6915 | ||
6916 | #include "bfd-in2.h" | |
6917 | #include "libcoff.h" | |
6918 | ||
6919 | static int | |
6920 | gdb_print_insn_arm (bfd_vma memaddr, disassemble_info *info) | |
6921 | { | |
9779414d DJ |
6922 | struct gdbarch *gdbarch = info->application_data; |
6923 | ||
6924 | if (arm_pc_is_thumb (gdbarch, memaddr)) | |
cca44b1b JB |
6925 | { |
6926 | static asymbol *asym; | |
6927 | static combined_entry_type ce; | |
6928 | static struct coff_symbol_struct csym; | |
6929 | static struct bfd fake_bfd; | |
6930 | static bfd_target fake_target; | |
6931 | ||
6932 | if (csym.native == NULL) | |
6933 | { | |
6934 | /* Create a fake symbol vector containing a Thumb symbol. | |
6935 | This is solely so that the code in print_insn_little_arm() | |
6936 | and print_insn_big_arm() in opcodes/arm-dis.c will detect | |
6937 | the presence of a Thumb symbol and switch to decoding | |
6938 | Thumb instructions. */ | |
6939 | ||
6940 | fake_target.flavour = bfd_target_coff_flavour; | |
6941 | fake_bfd.xvec = &fake_target; | |
6942 | ce.u.syment.n_sclass = C_THUMBEXTFUNC; | |
6943 | csym.native = &ce; | |
6944 | csym.symbol.the_bfd = &fake_bfd; | |
6945 | csym.symbol.name = "fake"; | |
6946 | asym = (asymbol *) & csym; | |
6947 | } | |
6948 | ||
6949 | memaddr = UNMAKE_THUMB_ADDR (memaddr); | |
6950 | info->symbols = &asym; | |
6951 | } | |
6952 | else | |
6953 | info->symbols = NULL; | |
6954 | ||
6955 | if (info->endian == BFD_ENDIAN_BIG) | |
6956 | return print_insn_big_arm (memaddr, info); | |
6957 | else | |
6958 | return print_insn_little_arm (memaddr, info); | |
6959 | } | |
6960 | ||
6961 | /* The following define instruction sequences that will cause ARM | |
6962 | cpu's to take an undefined instruction trap. These are used to | |
6963 | signal a breakpoint to GDB. | |
6964 | ||
6965 | The newer ARMv4T cpu's are capable of operating in ARM or Thumb | |
6966 | modes. A different instruction is required for each mode. The ARM | |
6967 | cpu's can also be big or little endian. Thus four different | |
6968 | instructions are needed to support all cases. | |
6969 | ||
6970 | Note: ARMv4 defines several new instructions that will take the | |
6971 | undefined instruction trap. ARM7TDMI is nominally ARMv4T, but does | |
6972 | not in fact add the new instructions. The new undefined | |
6973 | instructions in ARMv4 are all instructions that had no defined | |
6974 | behaviour in earlier chips. There is no guarantee that they will | |
6975 | raise an exception, but may be treated as NOP's. In practice, it | |
6976 | may only safe to rely on instructions matching: | |
6977 | ||
6978 | 3 3 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1 1 1 1 | |
6979 | 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 | |
6980 | C C C C 0 1 1 x x x x x x x x x x x x x x x x x x x x 1 x x x x | |
6981 | ||
0963b4bd | 6982 | Even this may only true if the condition predicate is true. The |
cca44b1b JB |
6983 | following use a condition predicate of ALWAYS so it is always TRUE. |
6984 | ||
6985 | There are other ways of forcing a breakpoint. GNU/Linux, RISC iX, | |
6986 | and NetBSD all use a software interrupt rather than an undefined | |
6987 | instruction to force a trap. This can be handled by by the | |
6988 | abi-specific code during establishment of the gdbarch vector. */ | |
6989 | ||
6990 | #define ARM_LE_BREAKPOINT {0xFE,0xDE,0xFF,0xE7} | |
6991 | #define ARM_BE_BREAKPOINT {0xE7,0xFF,0xDE,0xFE} | |
6992 | #define THUMB_LE_BREAKPOINT {0xbe,0xbe} | |
6993 | #define THUMB_BE_BREAKPOINT {0xbe,0xbe} | |
6994 | ||
6995 | static const char arm_default_arm_le_breakpoint[] = ARM_LE_BREAKPOINT; | |
6996 | static const char arm_default_arm_be_breakpoint[] = ARM_BE_BREAKPOINT; | |
6997 | static const char arm_default_thumb_le_breakpoint[] = THUMB_LE_BREAKPOINT; | |
6998 | static const char arm_default_thumb_be_breakpoint[] = THUMB_BE_BREAKPOINT; | |
6999 | ||
7000 | /* Determine the type and size of breakpoint to insert at PCPTR. Uses | |
7001 | the program counter value to determine whether a 16-bit or 32-bit | |
7002 | breakpoint should be used. It returns a pointer to a string of | |
7003 | bytes that encode a breakpoint instruction, stores the length of | |
7004 | the string to *lenptr, and adjusts the program counter (if | |
7005 | necessary) to point to the actual memory location where the | |
7006 | breakpoint should be inserted. */ | |
7007 | ||
7008 | static const unsigned char * | |
7009 | arm_breakpoint_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr, int *lenptr) | |
7010 | { | |
7011 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
177321bd | 7012 | enum bfd_endian byte_order_for_code = gdbarch_byte_order_for_code (gdbarch); |
cca44b1b | 7013 | |
9779414d | 7014 | if (arm_pc_is_thumb (gdbarch, *pcptr)) |
cca44b1b JB |
7015 | { |
7016 | *pcptr = UNMAKE_THUMB_ADDR (*pcptr); | |
177321bd DJ |
7017 | |
7018 | /* If we have a separate 32-bit breakpoint instruction for Thumb-2, | |
7019 | check whether we are replacing a 32-bit instruction. */ | |
7020 | if (tdep->thumb2_breakpoint != NULL) | |
7021 | { | |
7022 | gdb_byte buf[2]; | |
7023 | if (target_read_memory (*pcptr, buf, 2) == 0) | |
7024 | { | |
7025 | unsigned short inst1; | |
7026 | inst1 = extract_unsigned_integer (buf, 2, byte_order_for_code); | |
7027 | if ((inst1 & 0xe000) == 0xe000 && (inst1 & 0x1800) != 0) | |
7028 | { | |
7029 | *lenptr = tdep->thumb2_breakpoint_size; | |
7030 | return tdep->thumb2_breakpoint; | |
7031 | } | |
7032 | } | |
7033 | } | |
7034 | ||
cca44b1b JB |
7035 | *lenptr = tdep->thumb_breakpoint_size; |
7036 | return tdep->thumb_breakpoint; | |
7037 | } | |
7038 | else | |
7039 | { | |
7040 | *lenptr = tdep->arm_breakpoint_size; | |
7041 | return tdep->arm_breakpoint; | |
7042 | } | |
7043 | } | |
7044 | ||
177321bd DJ |
7045 | static void |
7046 | arm_remote_breakpoint_from_pc (struct gdbarch *gdbarch, CORE_ADDR *pcptr, | |
7047 | int *kindptr) | |
7048 | { | |
7049 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
7050 | ||
7051 | arm_breakpoint_from_pc (gdbarch, pcptr, kindptr); | |
7052 | ||
9779414d | 7053 | if (arm_pc_is_thumb (gdbarch, *pcptr) && *kindptr == 4) |
177321bd DJ |
7054 | /* The documented magic value for a 32-bit Thumb-2 breakpoint, so |
7055 | that this is not confused with a 32-bit ARM breakpoint. */ | |
7056 | *kindptr = 3; | |
7057 | } | |
7058 | ||
cca44b1b JB |
7059 | /* Extract from an array REGBUF containing the (raw) register state a |
7060 | function return value of type TYPE, and copy that, in virtual | |
7061 | format, into VALBUF. */ | |
7062 | ||
7063 | static void | |
7064 | arm_extract_return_value (struct type *type, struct regcache *regs, | |
7065 | gdb_byte *valbuf) | |
7066 | { | |
7067 | struct gdbarch *gdbarch = get_regcache_arch (regs); | |
7068 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
7069 | ||
7070 | if (TYPE_CODE_FLT == TYPE_CODE (type)) | |
7071 | { | |
7072 | switch (gdbarch_tdep (gdbarch)->fp_model) | |
7073 | { | |
7074 | case ARM_FLOAT_FPA: | |
7075 | { | |
7076 | /* The value is in register F0 in internal format. We need to | |
7077 | extract the raw value and then convert it to the desired | |
7078 | internal type. */ | |
7079 | bfd_byte tmpbuf[FP_REGISTER_SIZE]; | |
7080 | ||
7081 | regcache_cooked_read (regs, ARM_F0_REGNUM, tmpbuf); | |
7082 | convert_from_extended (floatformat_from_type (type), tmpbuf, | |
7083 | valbuf, gdbarch_byte_order (gdbarch)); | |
7084 | } | |
7085 | break; | |
7086 | ||
7087 | case ARM_FLOAT_SOFT_FPA: | |
7088 | case ARM_FLOAT_SOFT_VFP: | |
7089 | /* ARM_FLOAT_VFP can arise if this is a variadic function so | |
7090 | not using the VFP ABI code. */ | |
7091 | case ARM_FLOAT_VFP: | |
7092 | regcache_cooked_read (regs, ARM_A1_REGNUM, valbuf); | |
7093 | if (TYPE_LENGTH (type) > 4) | |
7094 | regcache_cooked_read (regs, ARM_A1_REGNUM + 1, | |
7095 | valbuf + INT_REGISTER_SIZE); | |
7096 | break; | |
7097 | ||
7098 | default: | |
0963b4bd MS |
7099 | internal_error (__FILE__, __LINE__, |
7100 | _("arm_extract_return_value: " | |
7101 | "Floating point model not supported")); | |
cca44b1b JB |
7102 | break; |
7103 | } | |
7104 | } | |
7105 | else if (TYPE_CODE (type) == TYPE_CODE_INT | |
7106 | || TYPE_CODE (type) == TYPE_CODE_CHAR | |
7107 | || TYPE_CODE (type) == TYPE_CODE_BOOL | |
7108 | || TYPE_CODE (type) == TYPE_CODE_PTR | |
7109 | || TYPE_CODE (type) == TYPE_CODE_REF | |
7110 | || TYPE_CODE (type) == TYPE_CODE_ENUM) | |
7111 | { | |
7112 | /* If the the type is a plain integer, then the access is | |
7113 | straight-forward. Otherwise we have to play around a bit more. */ | |
7114 | int len = TYPE_LENGTH (type); | |
7115 | int regno = ARM_A1_REGNUM; | |
7116 | ULONGEST tmp; | |
7117 | ||
7118 | while (len > 0) | |
7119 | { | |
7120 | /* By using store_unsigned_integer we avoid having to do | |
7121 | anything special for small big-endian values. */ | |
7122 | regcache_cooked_read_unsigned (regs, regno++, &tmp); | |
7123 | store_unsigned_integer (valbuf, | |
7124 | (len > INT_REGISTER_SIZE | |
7125 | ? INT_REGISTER_SIZE : len), | |
7126 | byte_order, tmp); | |
7127 | len -= INT_REGISTER_SIZE; | |
7128 | valbuf += INT_REGISTER_SIZE; | |
7129 | } | |
7130 | } | |
7131 | else | |
7132 | { | |
7133 | /* For a structure or union the behaviour is as if the value had | |
7134 | been stored to word-aligned memory and then loaded into | |
7135 | registers with 32-bit load instruction(s). */ | |
7136 | int len = TYPE_LENGTH (type); | |
7137 | int regno = ARM_A1_REGNUM; | |
7138 | bfd_byte tmpbuf[INT_REGISTER_SIZE]; | |
7139 | ||
7140 | while (len > 0) | |
7141 | { | |
7142 | regcache_cooked_read (regs, regno++, tmpbuf); | |
7143 | memcpy (valbuf, tmpbuf, | |
7144 | len > INT_REGISTER_SIZE ? INT_REGISTER_SIZE : len); | |
7145 | len -= INT_REGISTER_SIZE; | |
7146 | valbuf += INT_REGISTER_SIZE; | |
7147 | } | |
7148 | } | |
7149 | } | |
7150 | ||
7151 | ||
7152 | /* Will a function return an aggregate type in memory or in a | |
7153 | register? Return 0 if an aggregate type can be returned in a | |
7154 | register, 1 if it must be returned in memory. */ | |
7155 | ||
7156 | static int | |
7157 | arm_return_in_memory (struct gdbarch *gdbarch, struct type *type) | |
7158 | { | |
7159 | int nRc; | |
7160 | enum type_code code; | |
7161 | ||
7162 | CHECK_TYPEDEF (type); | |
7163 | ||
7164 | /* In the ARM ABI, "integer" like aggregate types are returned in | |
7165 | registers. For an aggregate type to be integer like, its size | |
7166 | must be less than or equal to INT_REGISTER_SIZE and the | |
7167 | offset of each addressable subfield must be zero. Note that bit | |
7168 | fields are not addressable, and all addressable subfields of | |
7169 | unions always start at offset zero. | |
7170 | ||
7171 | This function is based on the behaviour of GCC 2.95.1. | |
7172 | See: gcc/arm.c: arm_return_in_memory() for details. | |
7173 | ||
7174 | Note: All versions of GCC before GCC 2.95.2 do not set up the | |
7175 | parameters correctly for a function returning the following | |
7176 | structure: struct { float f;}; This should be returned in memory, | |
7177 | not a register. Richard Earnshaw sent me a patch, but I do not | |
7178 | know of any way to detect if a function like the above has been | |
7179 | compiled with the correct calling convention. */ | |
7180 | ||
7181 | /* All aggregate types that won't fit in a register must be returned | |
7182 | in memory. */ | |
7183 | if (TYPE_LENGTH (type) > INT_REGISTER_SIZE) | |
7184 | { | |
7185 | return 1; | |
7186 | } | |
7187 | ||
7188 | /* The AAPCS says all aggregates not larger than a word are returned | |
7189 | in a register. */ | |
7190 | if (gdbarch_tdep (gdbarch)->arm_abi != ARM_ABI_APCS) | |
7191 | return 0; | |
7192 | ||
7193 | /* The only aggregate types that can be returned in a register are | |
7194 | structs and unions. Arrays must be returned in memory. */ | |
7195 | code = TYPE_CODE (type); | |
7196 | if ((TYPE_CODE_STRUCT != code) && (TYPE_CODE_UNION != code)) | |
7197 | { | |
7198 | return 1; | |
7199 | } | |
7200 | ||
7201 | /* Assume all other aggregate types can be returned in a register. | |
7202 | Run a check for structures, unions and arrays. */ | |
7203 | nRc = 0; | |
7204 | ||
7205 | if ((TYPE_CODE_STRUCT == code) || (TYPE_CODE_UNION == code)) | |
7206 | { | |
7207 | int i; | |
7208 | /* Need to check if this struct/union is "integer" like. For | |
7209 | this to be true, its size must be less than or equal to | |
7210 | INT_REGISTER_SIZE and the offset of each addressable | |
7211 | subfield must be zero. Note that bit fields are not | |
7212 | addressable, and unions always start at offset zero. If any | |
7213 | of the subfields is a floating point type, the struct/union | |
7214 | cannot be an integer type. */ | |
7215 | ||
7216 | /* For each field in the object, check: | |
7217 | 1) Is it FP? --> yes, nRc = 1; | |
67255d04 RE |
7218 | 2) Is it addressable (bitpos != 0) and |
7219 | not packed (bitsize == 0)? | |
7220 | --> yes, nRc = 1 | |
7221 | */ | |
7222 | ||
7223 | for (i = 0; i < TYPE_NFIELDS (type); i++) | |
7224 | { | |
7225 | enum type_code field_type_code; | |
0963b4bd MS |
7226 | field_type_code = TYPE_CODE (check_typedef (TYPE_FIELD_TYPE (type, |
7227 | i))); | |
67255d04 RE |
7228 | |
7229 | /* Is it a floating point type field? */ | |
7230 | if (field_type_code == TYPE_CODE_FLT) | |
7231 | { | |
7232 | nRc = 1; | |
7233 | break; | |
7234 | } | |
7235 | ||
7236 | /* If bitpos != 0, then we have to care about it. */ | |
7237 | if (TYPE_FIELD_BITPOS (type, i) != 0) | |
7238 | { | |
7239 | /* Bitfields are not addressable. If the field bitsize is | |
7240 | zero, then the field is not packed. Hence it cannot be | |
7241 | a bitfield or any other packed type. */ | |
7242 | if (TYPE_FIELD_BITSIZE (type, i) == 0) | |
7243 | { | |
7244 | nRc = 1; | |
7245 | break; | |
7246 | } | |
7247 | } | |
7248 | } | |
7249 | } | |
7250 | ||
7251 | return nRc; | |
7252 | } | |
7253 | ||
34e8f22d RE |
7254 | /* Write into appropriate registers a function return value of type |
7255 | TYPE, given in virtual format. */ | |
7256 | ||
7257 | static void | |
b508a996 | 7258 | arm_store_return_value (struct type *type, struct regcache *regs, |
5238cf52 | 7259 | const gdb_byte *valbuf) |
34e8f22d | 7260 | { |
be8626e0 | 7261 | struct gdbarch *gdbarch = get_regcache_arch (regs); |
e17a4113 | 7262 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); |
be8626e0 | 7263 | |
34e8f22d RE |
7264 | if (TYPE_CODE (type) == TYPE_CODE_FLT) |
7265 | { | |
7a5ea0d4 | 7266 | char buf[MAX_REGISTER_SIZE]; |
34e8f22d | 7267 | |
be8626e0 | 7268 | switch (gdbarch_tdep (gdbarch)->fp_model) |
08216dd7 RE |
7269 | { |
7270 | case ARM_FLOAT_FPA: | |
7271 | ||
be8626e0 MD |
7272 | convert_to_extended (floatformat_from_type (type), buf, valbuf, |
7273 | gdbarch_byte_order (gdbarch)); | |
b508a996 | 7274 | regcache_cooked_write (regs, ARM_F0_REGNUM, buf); |
08216dd7 RE |
7275 | break; |
7276 | ||
fd50bc42 | 7277 | case ARM_FLOAT_SOFT_FPA: |
08216dd7 | 7278 | case ARM_FLOAT_SOFT_VFP: |
90445bd3 DJ |
7279 | /* ARM_FLOAT_VFP can arise if this is a variadic function so |
7280 | not using the VFP ABI code. */ | |
7281 | case ARM_FLOAT_VFP: | |
b508a996 RE |
7282 | regcache_cooked_write (regs, ARM_A1_REGNUM, valbuf); |
7283 | if (TYPE_LENGTH (type) > 4) | |
7284 | regcache_cooked_write (regs, ARM_A1_REGNUM + 1, | |
7a5ea0d4 | 7285 | valbuf + INT_REGISTER_SIZE); |
08216dd7 RE |
7286 | break; |
7287 | ||
7288 | default: | |
9b20d036 MS |
7289 | internal_error (__FILE__, __LINE__, |
7290 | _("arm_store_return_value: Floating " | |
7291 | "point model not supported")); | |
08216dd7 RE |
7292 | break; |
7293 | } | |
34e8f22d | 7294 | } |
b508a996 RE |
7295 | else if (TYPE_CODE (type) == TYPE_CODE_INT |
7296 | || TYPE_CODE (type) == TYPE_CODE_CHAR | |
7297 | || TYPE_CODE (type) == TYPE_CODE_BOOL | |
7298 | || TYPE_CODE (type) == TYPE_CODE_PTR | |
7299 | || TYPE_CODE (type) == TYPE_CODE_REF | |
7300 | || TYPE_CODE (type) == TYPE_CODE_ENUM) | |
7301 | { | |
7302 | if (TYPE_LENGTH (type) <= 4) | |
7303 | { | |
7304 | /* Values of one word or less are zero/sign-extended and | |
7305 | returned in r0. */ | |
7a5ea0d4 | 7306 | bfd_byte tmpbuf[INT_REGISTER_SIZE]; |
b508a996 RE |
7307 | LONGEST val = unpack_long (type, valbuf); |
7308 | ||
e17a4113 | 7309 | store_signed_integer (tmpbuf, INT_REGISTER_SIZE, byte_order, val); |
b508a996 RE |
7310 | regcache_cooked_write (regs, ARM_A1_REGNUM, tmpbuf); |
7311 | } | |
7312 | else | |
7313 | { | |
7314 | /* Integral values greater than one word are stored in consecutive | |
7315 | registers starting with r0. This will always be a multiple of | |
7316 | the regiser size. */ | |
7317 | int len = TYPE_LENGTH (type); | |
7318 | int regno = ARM_A1_REGNUM; | |
7319 | ||
7320 | while (len > 0) | |
7321 | { | |
7322 | regcache_cooked_write (regs, regno++, valbuf); | |
7a5ea0d4 DJ |
7323 | len -= INT_REGISTER_SIZE; |
7324 | valbuf += INT_REGISTER_SIZE; | |
b508a996 RE |
7325 | } |
7326 | } | |
7327 | } | |
34e8f22d | 7328 | else |
b508a996 RE |
7329 | { |
7330 | /* For a structure or union the behaviour is as if the value had | |
7331 | been stored to word-aligned memory and then loaded into | |
7332 | registers with 32-bit load instruction(s). */ | |
7333 | int len = TYPE_LENGTH (type); | |
7334 | int regno = ARM_A1_REGNUM; | |
7a5ea0d4 | 7335 | bfd_byte tmpbuf[INT_REGISTER_SIZE]; |
b508a996 RE |
7336 | |
7337 | while (len > 0) | |
7338 | { | |
7339 | memcpy (tmpbuf, valbuf, | |
7a5ea0d4 | 7340 | len > INT_REGISTER_SIZE ? INT_REGISTER_SIZE : len); |
b508a996 | 7341 | regcache_cooked_write (regs, regno++, tmpbuf); |
7a5ea0d4 DJ |
7342 | len -= INT_REGISTER_SIZE; |
7343 | valbuf += INT_REGISTER_SIZE; | |
b508a996 RE |
7344 | } |
7345 | } | |
34e8f22d RE |
7346 | } |
7347 | ||
2af48f68 PB |
7348 | |
7349 | /* Handle function return values. */ | |
7350 | ||
7351 | static enum return_value_convention | |
c055b101 CV |
7352 | arm_return_value (struct gdbarch *gdbarch, struct type *func_type, |
7353 | struct type *valtype, struct regcache *regcache, | |
7354 | gdb_byte *readbuf, const gdb_byte *writebuf) | |
2af48f68 | 7355 | { |
7c00367c | 7356 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
90445bd3 DJ |
7357 | enum arm_vfp_cprc_base_type vfp_base_type; |
7358 | int vfp_base_count; | |
7359 | ||
7360 | if (arm_vfp_abi_for_function (gdbarch, func_type) | |
7361 | && arm_vfp_call_candidate (valtype, &vfp_base_type, &vfp_base_count)) | |
7362 | { | |
7363 | int reg_char = arm_vfp_cprc_reg_char (vfp_base_type); | |
7364 | int unit_length = arm_vfp_cprc_unit_length (vfp_base_type); | |
7365 | int i; | |
7366 | for (i = 0; i < vfp_base_count; i++) | |
7367 | { | |
58d6951d DJ |
7368 | if (reg_char == 'q') |
7369 | { | |
7370 | if (writebuf) | |
7371 | arm_neon_quad_write (gdbarch, regcache, i, | |
7372 | writebuf + i * unit_length); | |
7373 | ||
7374 | if (readbuf) | |
7375 | arm_neon_quad_read (gdbarch, regcache, i, | |
7376 | readbuf + i * unit_length); | |
7377 | } | |
7378 | else | |
7379 | { | |
7380 | char name_buf[4]; | |
7381 | int regnum; | |
7382 | ||
7383 | sprintf (name_buf, "%c%d", reg_char, i); | |
7384 | regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, | |
7385 | strlen (name_buf)); | |
7386 | if (writebuf) | |
7387 | regcache_cooked_write (regcache, regnum, | |
7388 | writebuf + i * unit_length); | |
7389 | if (readbuf) | |
7390 | regcache_cooked_read (regcache, regnum, | |
7391 | readbuf + i * unit_length); | |
7392 | } | |
90445bd3 DJ |
7393 | } |
7394 | return RETURN_VALUE_REGISTER_CONVENTION; | |
7395 | } | |
7c00367c | 7396 | |
2af48f68 PB |
7397 | if (TYPE_CODE (valtype) == TYPE_CODE_STRUCT |
7398 | || TYPE_CODE (valtype) == TYPE_CODE_UNION | |
7399 | || TYPE_CODE (valtype) == TYPE_CODE_ARRAY) | |
7400 | { | |
7c00367c MK |
7401 | if (tdep->struct_return == pcc_struct_return |
7402 | || arm_return_in_memory (gdbarch, valtype)) | |
2af48f68 PB |
7403 | return RETURN_VALUE_STRUCT_CONVENTION; |
7404 | } | |
7405 | ||
7406 | if (writebuf) | |
7407 | arm_store_return_value (valtype, regcache, writebuf); | |
7408 | ||
7409 | if (readbuf) | |
7410 | arm_extract_return_value (valtype, regcache, readbuf); | |
7411 | ||
7412 | return RETURN_VALUE_REGISTER_CONVENTION; | |
7413 | } | |
7414 | ||
7415 | ||
9df628e0 | 7416 | static int |
60ade65d | 7417 | arm_get_longjmp_target (struct frame_info *frame, CORE_ADDR *pc) |
9df628e0 | 7418 | { |
e17a4113 UW |
7419 | struct gdbarch *gdbarch = get_frame_arch (frame); |
7420 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); | |
7421 | enum bfd_endian byte_order = gdbarch_byte_order (gdbarch); | |
9df628e0 | 7422 | CORE_ADDR jb_addr; |
7a5ea0d4 | 7423 | char buf[INT_REGISTER_SIZE]; |
9df628e0 | 7424 | |
60ade65d | 7425 | jb_addr = get_frame_register_unsigned (frame, ARM_A1_REGNUM); |
9df628e0 RE |
7426 | |
7427 | if (target_read_memory (jb_addr + tdep->jb_pc * tdep->jb_elt_size, buf, | |
7a5ea0d4 | 7428 | INT_REGISTER_SIZE)) |
9df628e0 RE |
7429 | return 0; |
7430 | ||
e17a4113 | 7431 | *pc = extract_unsigned_integer (buf, INT_REGISTER_SIZE, byte_order); |
9df628e0 RE |
7432 | return 1; |
7433 | } | |
7434 | ||
faa95490 DJ |
7435 | /* Recognize GCC and GNU ld's trampolines. If we are in a trampoline, |
7436 | return the target PC. Otherwise return 0. */ | |
c906108c SS |
7437 | |
7438 | CORE_ADDR | |
52f729a7 | 7439 | arm_skip_stub (struct frame_info *frame, CORE_ADDR pc) |
c906108c | 7440 | { |
c5aa993b | 7441 | char *name; |
faa95490 | 7442 | int namelen; |
c906108c SS |
7443 | CORE_ADDR start_addr; |
7444 | ||
7445 | /* Find the starting address and name of the function containing the PC. */ | |
7446 | if (find_pc_partial_function (pc, &name, &start_addr, NULL) == 0) | |
7447 | return 0; | |
7448 | ||
faa95490 DJ |
7449 | /* If PC is in a Thumb call or return stub, return the address of the |
7450 | target PC, which is in a register. The thunk functions are called | |
7451 | _call_via_xx, where x is the register name. The possible names | |
3d8d5e79 DJ |
7452 | are r0-r9, sl, fp, ip, sp, and lr. ARM RealView has similar |
7453 | functions, named __ARM_call_via_r[0-7]. */ | |
7454 | if (strncmp (name, "_call_via_", 10) == 0 | |
7455 | || strncmp (name, "__ARM_call_via_", strlen ("__ARM_call_via_")) == 0) | |
c906108c | 7456 | { |
ed9a39eb JM |
7457 | /* Use the name suffix to determine which register contains the |
7458 | target PC. */ | |
c5aa993b JM |
7459 | static char *table[15] = |
7460 | {"r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7", | |
7461 | "r8", "r9", "sl", "fp", "ip", "sp", "lr" | |
7462 | }; | |
c906108c | 7463 | int regno; |
faa95490 | 7464 | int offset = strlen (name) - 2; |
c906108c SS |
7465 | |
7466 | for (regno = 0; regno <= 14; regno++) | |
faa95490 | 7467 | if (strcmp (&name[offset], table[regno]) == 0) |
52f729a7 | 7468 | return get_frame_register_unsigned (frame, regno); |
c906108c | 7469 | } |
ed9a39eb | 7470 | |
faa95490 DJ |
7471 | /* GNU ld generates __foo_from_arm or __foo_from_thumb for |
7472 | non-interworking calls to foo. We could decode the stubs | |
7473 | to find the target but it's easier to use the symbol table. */ | |
7474 | namelen = strlen (name); | |
7475 | if (name[0] == '_' && name[1] == '_' | |
7476 | && ((namelen > 2 + strlen ("_from_thumb") | |
7477 | && strncmp (name + namelen - strlen ("_from_thumb"), "_from_thumb", | |
7478 | strlen ("_from_thumb")) == 0) | |
7479 | || (namelen > 2 + strlen ("_from_arm") | |
7480 | && strncmp (name + namelen - strlen ("_from_arm"), "_from_arm", | |
7481 | strlen ("_from_arm")) == 0))) | |
7482 | { | |
7483 | char *target_name; | |
7484 | int target_len = namelen - 2; | |
7485 | struct minimal_symbol *minsym; | |
7486 | struct objfile *objfile; | |
7487 | struct obj_section *sec; | |
7488 | ||
7489 | if (name[namelen - 1] == 'b') | |
7490 | target_len -= strlen ("_from_thumb"); | |
7491 | else | |
7492 | target_len -= strlen ("_from_arm"); | |
7493 | ||
7494 | target_name = alloca (target_len + 1); | |
7495 | memcpy (target_name, name + 2, target_len); | |
7496 | target_name[target_len] = '\0'; | |
7497 | ||
7498 | sec = find_pc_section (pc); | |
7499 | objfile = (sec == NULL) ? NULL : sec->objfile; | |
7500 | minsym = lookup_minimal_symbol (target_name, NULL, objfile); | |
7501 | if (minsym != NULL) | |
7502 | return SYMBOL_VALUE_ADDRESS (minsym); | |
7503 | else | |
7504 | return 0; | |
7505 | } | |
7506 | ||
c5aa993b | 7507 | return 0; /* not a stub */ |
c906108c SS |
7508 | } |
7509 | ||
afd7eef0 RE |
7510 | static void |
7511 | set_arm_command (char *args, int from_tty) | |
7512 | { | |
edefbb7c AC |
7513 | printf_unfiltered (_("\ |
7514 | \"set arm\" must be followed by an apporpriate subcommand.\n")); | |
afd7eef0 RE |
7515 | help_list (setarmcmdlist, "set arm ", all_commands, gdb_stdout); |
7516 | } | |
7517 | ||
7518 | static void | |
7519 | show_arm_command (char *args, int from_tty) | |
7520 | { | |
26304000 | 7521 | cmd_show_list (showarmcmdlist, from_tty, ""); |
afd7eef0 RE |
7522 | } |
7523 | ||
28e97307 DJ |
7524 | static void |
7525 | arm_update_current_architecture (void) | |
fd50bc42 | 7526 | { |
28e97307 | 7527 | struct gdbarch_info info; |
fd50bc42 | 7528 | |
28e97307 | 7529 | /* If the current architecture is not ARM, we have nothing to do. */ |
1cf3db46 | 7530 | if (gdbarch_bfd_arch_info (target_gdbarch)->arch != bfd_arch_arm) |
28e97307 | 7531 | return; |
fd50bc42 | 7532 | |
28e97307 DJ |
7533 | /* Update the architecture. */ |
7534 | gdbarch_info_init (&info); | |
fd50bc42 | 7535 | |
28e97307 | 7536 | if (!gdbarch_update_p (info)) |
9b20d036 | 7537 | internal_error (__FILE__, __LINE__, _("could not update architecture")); |
fd50bc42 RE |
7538 | } |
7539 | ||
7540 | static void | |
7541 | set_fp_model_sfunc (char *args, int from_tty, | |
7542 | struct cmd_list_element *c) | |
7543 | { | |
7544 | enum arm_float_model fp_model; | |
7545 | ||
7546 | for (fp_model = ARM_FLOAT_AUTO; fp_model != ARM_FLOAT_LAST; fp_model++) | |
7547 | if (strcmp (current_fp_model, fp_model_strings[fp_model]) == 0) | |
7548 | { | |
7549 | arm_fp_model = fp_model; | |
7550 | break; | |
7551 | } | |
7552 | ||
7553 | if (fp_model == ARM_FLOAT_LAST) | |
edefbb7c | 7554 | internal_error (__FILE__, __LINE__, _("Invalid fp model accepted: %s."), |
fd50bc42 RE |
7555 | current_fp_model); |
7556 | ||
28e97307 | 7557 | arm_update_current_architecture (); |
fd50bc42 RE |
7558 | } |
7559 | ||
7560 | static void | |
08546159 AC |
7561 | show_fp_model (struct ui_file *file, int from_tty, |
7562 | struct cmd_list_element *c, const char *value) | |
fd50bc42 | 7563 | { |
1cf3db46 | 7564 | struct gdbarch_tdep *tdep = gdbarch_tdep (target_gdbarch); |
fd50bc42 | 7565 | |
28e97307 | 7566 | if (arm_fp_model == ARM_FLOAT_AUTO |
1cf3db46 | 7567 | && gdbarch_bfd_arch_info (target_gdbarch)->arch == bfd_arch_arm) |
28e97307 DJ |
7568 | fprintf_filtered (file, _("\ |
7569 | The current ARM floating point model is \"auto\" (currently \"%s\").\n"), | |
7570 | fp_model_strings[tdep->fp_model]); | |
7571 | else | |
7572 | fprintf_filtered (file, _("\ | |
7573 | The current ARM floating point model is \"%s\".\n"), | |
7574 | fp_model_strings[arm_fp_model]); | |
7575 | } | |
7576 | ||
7577 | static void | |
7578 | arm_set_abi (char *args, int from_tty, | |
7579 | struct cmd_list_element *c) | |
7580 | { | |
7581 | enum arm_abi_kind arm_abi; | |
7582 | ||
7583 | for (arm_abi = ARM_ABI_AUTO; arm_abi != ARM_ABI_LAST; arm_abi++) | |
7584 | if (strcmp (arm_abi_string, arm_abi_strings[arm_abi]) == 0) | |
7585 | { | |
7586 | arm_abi_global = arm_abi; | |
7587 | break; | |
7588 | } | |
7589 | ||
7590 | if (arm_abi == ARM_ABI_LAST) | |
7591 | internal_error (__FILE__, __LINE__, _("Invalid ABI accepted: %s."), | |
7592 | arm_abi_string); | |
7593 | ||
7594 | arm_update_current_architecture (); | |
7595 | } | |
7596 | ||
7597 | static void | |
7598 | arm_show_abi (struct ui_file *file, int from_tty, | |
7599 | struct cmd_list_element *c, const char *value) | |
7600 | { | |
1cf3db46 | 7601 | struct gdbarch_tdep *tdep = gdbarch_tdep (target_gdbarch); |
28e97307 DJ |
7602 | |
7603 | if (arm_abi_global == ARM_ABI_AUTO | |
1cf3db46 | 7604 | && gdbarch_bfd_arch_info (target_gdbarch)->arch == bfd_arch_arm) |
28e97307 DJ |
7605 | fprintf_filtered (file, _("\ |
7606 | The current ARM ABI is \"auto\" (currently \"%s\").\n"), | |
7607 | arm_abi_strings[tdep->arm_abi]); | |
7608 | else | |
7609 | fprintf_filtered (file, _("The current ARM ABI is \"%s\".\n"), | |
7610 | arm_abi_string); | |
fd50bc42 RE |
7611 | } |
7612 | ||
0428b8f5 DJ |
7613 | static void |
7614 | arm_show_fallback_mode (struct ui_file *file, int from_tty, | |
7615 | struct cmd_list_element *c, const char *value) | |
7616 | { | |
1cf3db46 | 7617 | struct gdbarch_tdep *tdep = gdbarch_tdep (target_gdbarch); |
0428b8f5 | 7618 | |
0963b4bd MS |
7619 | fprintf_filtered (file, |
7620 | _("The current execution mode assumed " | |
7621 | "(when symbols are unavailable) is \"%s\".\n"), | |
0428b8f5 DJ |
7622 | arm_fallback_mode_string); |
7623 | } | |
7624 | ||
7625 | static void | |
7626 | arm_show_force_mode (struct ui_file *file, int from_tty, | |
7627 | struct cmd_list_element *c, const char *value) | |
7628 | { | |
1cf3db46 | 7629 | struct gdbarch_tdep *tdep = gdbarch_tdep (target_gdbarch); |
0428b8f5 | 7630 | |
0963b4bd MS |
7631 | fprintf_filtered (file, |
7632 | _("The current execution mode assumed " | |
7633 | "(even when symbols are available) is \"%s\".\n"), | |
0428b8f5 DJ |
7634 | arm_force_mode_string); |
7635 | } | |
7636 | ||
afd7eef0 RE |
7637 | /* If the user changes the register disassembly style used for info |
7638 | register and other commands, we have to also switch the style used | |
7639 | in opcodes for disassembly output. This function is run in the "set | |
7640 | arm disassembly" command, and does that. */ | |
bc90b915 FN |
7641 | |
7642 | static void | |
afd7eef0 | 7643 | set_disassembly_style_sfunc (char *args, int from_tty, |
bc90b915 FN |
7644 | struct cmd_list_element *c) |
7645 | { | |
afd7eef0 | 7646 | set_disassembly_style (); |
bc90b915 FN |
7647 | } |
7648 | \f | |
966fbf70 | 7649 | /* Return the ARM register name corresponding to register I. */ |
a208b0cb | 7650 | static const char * |
d93859e2 | 7651 | arm_register_name (struct gdbarch *gdbarch, int i) |
966fbf70 | 7652 | { |
58d6951d DJ |
7653 | const int num_regs = gdbarch_num_regs (gdbarch); |
7654 | ||
7655 | if (gdbarch_tdep (gdbarch)->have_vfp_pseudos | |
7656 | && i >= num_regs && i < num_regs + 32) | |
7657 | { | |
7658 | static const char *const vfp_pseudo_names[] = { | |
7659 | "s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7", | |
7660 | "s8", "s9", "s10", "s11", "s12", "s13", "s14", "s15", | |
7661 | "s16", "s17", "s18", "s19", "s20", "s21", "s22", "s23", | |
7662 | "s24", "s25", "s26", "s27", "s28", "s29", "s30", "s31", | |
7663 | }; | |
7664 | ||
7665 | return vfp_pseudo_names[i - num_regs]; | |
7666 | } | |
7667 | ||
7668 | if (gdbarch_tdep (gdbarch)->have_neon_pseudos | |
7669 | && i >= num_regs + 32 && i < num_regs + 32 + 16) | |
7670 | { | |
7671 | static const char *const neon_pseudo_names[] = { | |
7672 | "q0", "q1", "q2", "q3", "q4", "q5", "q6", "q7", | |
7673 | "q8", "q9", "q10", "q11", "q12", "q13", "q14", "q15", | |
7674 | }; | |
7675 | ||
7676 | return neon_pseudo_names[i - num_regs - 32]; | |
7677 | } | |
7678 | ||
ff6f572f DJ |
7679 | if (i >= ARRAY_SIZE (arm_register_names)) |
7680 | /* These registers are only supported on targets which supply | |
7681 | an XML description. */ | |
7682 | return ""; | |
7683 | ||
966fbf70 RE |
7684 | return arm_register_names[i]; |
7685 | } | |
7686 | ||
bc90b915 | 7687 | static void |
afd7eef0 | 7688 | set_disassembly_style (void) |
bc90b915 | 7689 | { |
123dc839 | 7690 | int current; |
bc90b915 | 7691 | |
123dc839 DJ |
7692 | /* Find the style that the user wants. */ |
7693 | for (current = 0; current < num_disassembly_options; current++) | |
7694 | if (disassembly_style == valid_disassembly_styles[current]) | |
7695 | break; | |
7696 | gdb_assert (current < num_disassembly_options); | |
bc90b915 | 7697 | |
94c30b78 | 7698 | /* Synchronize the disassembler. */ |
bc90b915 FN |
7699 | set_arm_regname_option (current); |
7700 | } | |
7701 | ||
082fc60d RE |
7702 | /* Test whether the coff symbol specific value corresponds to a Thumb |
7703 | function. */ | |
7704 | ||
7705 | static int | |
7706 | coff_sym_is_thumb (int val) | |
7707 | { | |
f8bf5763 PM |
7708 | return (val == C_THUMBEXT |
7709 | || val == C_THUMBSTAT | |
7710 | || val == C_THUMBEXTFUNC | |
7711 | || val == C_THUMBSTATFUNC | |
7712 | || val == C_THUMBLABEL); | |
082fc60d RE |
7713 | } |
7714 | ||
7715 | /* arm_coff_make_msymbol_special() | |
7716 | arm_elf_make_msymbol_special() | |
7717 | ||
7718 | These functions test whether the COFF or ELF symbol corresponds to | |
7719 | an address in thumb code, and set a "special" bit in a minimal | |
7720 | symbol to indicate that it does. */ | |
7721 | ||
34e8f22d | 7722 | static void |
082fc60d RE |
7723 | arm_elf_make_msymbol_special(asymbol *sym, struct minimal_symbol *msym) |
7724 | { | |
7725 | /* Thumb symbols are of type STT_LOPROC, (synonymous with | |
7726 | STT_ARM_TFUNC). */ | |
7727 | if (ELF_ST_TYPE (((elf_symbol_type *)sym)->internal_elf_sym.st_info) | |
7728 | == STT_LOPROC) | |
7729 | MSYMBOL_SET_SPECIAL (msym); | |
7730 | } | |
7731 | ||
34e8f22d | 7732 | static void |
082fc60d RE |
7733 | arm_coff_make_msymbol_special(int val, struct minimal_symbol *msym) |
7734 | { | |
7735 | if (coff_sym_is_thumb (val)) | |
7736 | MSYMBOL_SET_SPECIAL (msym); | |
7737 | } | |
7738 | ||
60c5725c | 7739 | static void |
c1bd65d0 | 7740 | arm_objfile_data_free (struct objfile *objfile, void *arg) |
60c5725c DJ |
7741 | { |
7742 | struct arm_per_objfile *data = arg; | |
7743 | unsigned int i; | |
7744 | ||
7745 | for (i = 0; i < objfile->obfd->section_count; i++) | |
7746 | VEC_free (arm_mapping_symbol_s, data->section_maps[i]); | |
7747 | } | |
7748 | ||
7749 | static void | |
7750 | arm_record_special_symbol (struct gdbarch *gdbarch, struct objfile *objfile, | |
7751 | asymbol *sym) | |
7752 | { | |
7753 | const char *name = bfd_asymbol_name (sym); | |
7754 | struct arm_per_objfile *data; | |
7755 | VEC(arm_mapping_symbol_s) **map_p; | |
7756 | struct arm_mapping_symbol new_map_sym; | |
7757 | ||
7758 | gdb_assert (name[0] == '$'); | |
7759 | if (name[1] != 'a' && name[1] != 't' && name[1] != 'd') | |
7760 | return; | |
7761 | ||
7762 | data = objfile_data (objfile, arm_objfile_data_key); | |
7763 | if (data == NULL) | |
7764 | { | |
7765 | data = OBSTACK_ZALLOC (&objfile->objfile_obstack, | |
7766 | struct arm_per_objfile); | |
7767 | set_objfile_data (objfile, arm_objfile_data_key, data); | |
7768 | data->section_maps = OBSTACK_CALLOC (&objfile->objfile_obstack, | |
7769 | objfile->obfd->section_count, | |
7770 | VEC(arm_mapping_symbol_s) *); | |
7771 | } | |
7772 | map_p = &data->section_maps[bfd_get_section (sym)->index]; | |
7773 | ||
7774 | new_map_sym.value = sym->value; | |
7775 | new_map_sym.type = name[1]; | |
7776 | ||
7777 | /* Assume that most mapping symbols appear in order of increasing | |
7778 | value. If they were randomly distributed, it would be faster to | |
7779 | always push here and then sort at first use. */ | |
7780 | if (!VEC_empty (arm_mapping_symbol_s, *map_p)) | |
7781 | { | |
7782 | struct arm_mapping_symbol *prev_map_sym; | |
7783 | ||
7784 | prev_map_sym = VEC_last (arm_mapping_symbol_s, *map_p); | |
7785 | if (prev_map_sym->value >= sym->value) | |
7786 | { | |
7787 | unsigned int idx; | |
7788 | idx = VEC_lower_bound (arm_mapping_symbol_s, *map_p, &new_map_sym, | |
7789 | arm_compare_mapping_symbols); | |
7790 | VEC_safe_insert (arm_mapping_symbol_s, *map_p, idx, &new_map_sym); | |
7791 | return; | |
7792 | } | |
7793 | } | |
7794 | ||
7795 | VEC_safe_push (arm_mapping_symbol_s, *map_p, &new_map_sym); | |
7796 | } | |
7797 | ||
756fe439 | 7798 | static void |
61a1198a | 7799 | arm_write_pc (struct regcache *regcache, CORE_ADDR pc) |
756fe439 | 7800 | { |
9779414d | 7801 | struct gdbarch *gdbarch = get_regcache_arch (regcache); |
61a1198a | 7802 | regcache_cooked_write_unsigned (regcache, ARM_PC_REGNUM, pc); |
756fe439 DJ |
7803 | |
7804 | /* If necessary, set the T bit. */ | |
7805 | if (arm_apcs_32) | |
7806 | { | |
9779414d | 7807 | ULONGEST val, t_bit; |
61a1198a | 7808 | regcache_cooked_read_unsigned (regcache, ARM_PS_REGNUM, &val); |
9779414d DJ |
7809 | t_bit = arm_psr_thumb_bit (gdbarch); |
7810 | if (arm_pc_is_thumb (gdbarch, pc)) | |
7811 | regcache_cooked_write_unsigned (regcache, ARM_PS_REGNUM, | |
7812 | val | t_bit); | |
756fe439 | 7813 | else |
61a1198a | 7814 | regcache_cooked_write_unsigned (regcache, ARM_PS_REGNUM, |
9779414d | 7815 | val & ~t_bit); |
756fe439 DJ |
7816 | } |
7817 | } | |
123dc839 | 7818 | |
58d6951d DJ |
7819 | /* Read the contents of a NEON quad register, by reading from two |
7820 | double registers. This is used to implement the quad pseudo | |
7821 | registers, and for argument passing in case the quad registers are | |
7822 | missing; vectors are passed in quad registers when using the VFP | |
7823 | ABI, even if a NEON unit is not present. REGNUM is the index of | |
7824 | the quad register, in [0, 15]. */ | |
7825 | ||
7826 | static void | |
7827 | arm_neon_quad_read (struct gdbarch *gdbarch, struct regcache *regcache, | |
7828 | int regnum, gdb_byte *buf) | |
7829 | { | |
7830 | char name_buf[4]; | |
7831 | gdb_byte reg_buf[8]; | |
7832 | int offset, double_regnum; | |
7833 | ||
7834 | sprintf (name_buf, "d%d", regnum << 1); | |
7835 | double_regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, | |
7836 | strlen (name_buf)); | |
7837 | ||
7838 | /* d0 is always the least significant half of q0. */ | |
7839 | if (gdbarch_byte_order (gdbarch) == BFD_ENDIAN_BIG) | |
7840 | offset = 8; | |
7841 | else | |
7842 | offset = 0; | |
7843 | ||
7844 | regcache_raw_read (regcache, double_regnum, reg_buf); | |
7845 | memcpy (buf + offset, reg_buf, 8); | |
7846 | ||
7847 | offset = 8 - offset; | |
7848 | regcache_raw_read (regcache, double_regnum + 1, reg_buf); | |
7849 | memcpy (buf + offset, reg_buf, 8); | |
7850 | } | |
7851 | ||
7852 | static void | |
7853 | arm_pseudo_read (struct gdbarch *gdbarch, struct regcache *regcache, | |
7854 | int regnum, gdb_byte *buf) | |
7855 | { | |
7856 | const int num_regs = gdbarch_num_regs (gdbarch); | |
7857 | char name_buf[4]; | |
7858 | gdb_byte reg_buf[8]; | |
7859 | int offset, double_regnum; | |
7860 | ||
7861 | gdb_assert (regnum >= num_regs); | |
7862 | regnum -= num_regs; | |
7863 | ||
7864 | if (gdbarch_tdep (gdbarch)->have_neon_pseudos && regnum >= 32 && regnum < 48) | |
7865 | /* Quad-precision register. */ | |
7866 | arm_neon_quad_read (gdbarch, regcache, regnum - 32, buf); | |
7867 | else | |
7868 | { | |
7869 | /* Single-precision register. */ | |
7870 | gdb_assert (regnum < 32); | |
7871 | ||
7872 | /* s0 is always the least significant half of d0. */ | |
7873 | if (gdbarch_byte_order (gdbarch) == BFD_ENDIAN_BIG) | |
7874 | offset = (regnum & 1) ? 0 : 4; | |
7875 | else | |
7876 | offset = (regnum & 1) ? 4 : 0; | |
7877 | ||
7878 | sprintf (name_buf, "d%d", regnum >> 1); | |
7879 | double_regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, | |
7880 | strlen (name_buf)); | |
7881 | ||
7882 | regcache_raw_read (regcache, double_regnum, reg_buf); | |
7883 | memcpy (buf, reg_buf + offset, 4); | |
7884 | } | |
7885 | } | |
7886 | ||
7887 | /* Store the contents of BUF to a NEON quad register, by writing to | |
7888 | two double registers. This is used to implement the quad pseudo | |
7889 | registers, and for argument passing in case the quad registers are | |
7890 | missing; vectors are passed in quad registers when using the VFP | |
7891 | ABI, even if a NEON unit is not present. REGNUM is the index | |
7892 | of the quad register, in [0, 15]. */ | |
7893 | ||
7894 | static void | |
7895 | arm_neon_quad_write (struct gdbarch *gdbarch, struct regcache *regcache, | |
7896 | int regnum, const gdb_byte *buf) | |
7897 | { | |
7898 | char name_buf[4]; | |
7899 | gdb_byte reg_buf[8]; | |
7900 | int offset, double_regnum; | |
7901 | ||
7902 | sprintf (name_buf, "d%d", regnum << 1); | |
7903 | double_regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, | |
7904 | strlen (name_buf)); | |
7905 | ||
7906 | /* d0 is always the least significant half of q0. */ | |
7907 | if (gdbarch_byte_order (gdbarch) == BFD_ENDIAN_BIG) | |
7908 | offset = 8; | |
7909 | else | |
7910 | offset = 0; | |
7911 | ||
7912 | regcache_raw_write (regcache, double_regnum, buf + offset); | |
7913 | offset = 8 - offset; | |
7914 | regcache_raw_write (regcache, double_regnum + 1, buf + offset); | |
7915 | } | |
7916 | ||
7917 | static void | |
7918 | arm_pseudo_write (struct gdbarch *gdbarch, struct regcache *regcache, | |
7919 | int regnum, const gdb_byte *buf) | |
7920 | { | |
7921 | const int num_regs = gdbarch_num_regs (gdbarch); | |
7922 | char name_buf[4]; | |
7923 | gdb_byte reg_buf[8]; | |
7924 | int offset, double_regnum; | |
7925 | ||
7926 | gdb_assert (regnum >= num_regs); | |
7927 | regnum -= num_regs; | |
7928 | ||
7929 | if (gdbarch_tdep (gdbarch)->have_neon_pseudos && regnum >= 32 && regnum < 48) | |
7930 | /* Quad-precision register. */ | |
7931 | arm_neon_quad_write (gdbarch, regcache, regnum - 32, buf); | |
7932 | else | |
7933 | { | |
7934 | /* Single-precision register. */ | |
7935 | gdb_assert (regnum < 32); | |
7936 | ||
7937 | /* s0 is always the least significant half of d0. */ | |
7938 | if (gdbarch_byte_order (gdbarch) == BFD_ENDIAN_BIG) | |
7939 | offset = (regnum & 1) ? 0 : 4; | |
7940 | else | |
7941 | offset = (regnum & 1) ? 4 : 0; | |
7942 | ||
7943 | sprintf (name_buf, "d%d", regnum >> 1); | |
7944 | double_regnum = user_reg_map_name_to_regnum (gdbarch, name_buf, | |
7945 | strlen (name_buf)); | |
7946 | ||
7947 | regcache_raw_read (regcache, double_regnum, reg_buf); | |
7948 | memcpy (reg_buf + offset, buf, 4); | |
7949 | regcache_raw_write (regcache, double_regnum, reg_buf); | |
7950 | } | |
7951 | } | |
7952 | ||
123dc839 DJ |
7953 | static struct value * |
7954 | value_of_arm_user_reg (struct frame_info *frame, const void *baton) | |
7955 | { | |
7956 | const int *reg_p = baton; | |
7957 | return value_of_register (*reg_p, frame); | |
7958 | } | |
97e03143 | 7959 | \f |
70f80edf JT |
7960 | static enum gdb_osabi |
7961 | arm_elf_osabi_sniffer (bfd *abfd) | |
97e03143 | 7962 | { |
2af48f68 | 7963 | unsigned int elfosabi; |
70f80edf | 7964 | enum gdb_osabi osabi = GDB_OSABI_UNKNOWN; |
97e03143 | 7965 | |
70f80edf | 7966 | elfosabi = elf_elfheader (abfd)->e_ident[EI_OSABI]; |
97e03143 | 7967 | |
28e97307 DJ |
7968 | if (elfosabi == ELFOSABI_ARM) |
7969 | /* GNU tools use this value. Check note sections in this case, | |
7970 | as well. */ | |
7971 | bfd_map_over_sections (abfd, | |
7972 | generic_elf_osabi_sniff_abi_tag_sections, | |
7973 | &osabi); | |
97e03143 | 7974 | |
28e97307 | 7975 | /* Anything else will be handled by the generic ELF sniffer. */ |
70f80edf | 7976 | return osabi; |
97e03143 RE |
7977 | } |
7978 | ||
54483882 YQ |
7979 | static int |
7980 | arm_register_reggroup_p (struct gdbarch *gdbarch, int regnum, | |
7981 | struct reggroup *group) | |
7982 | { | |
2c291032 YQ |
7983 | /* FPS register's type is INT, but belongs to float_reggroup. Beside |
7984 | this, FPS register belongs to save_regroup, restore_reggroup, and | |
7985 | all_reggroup, of course. */ | |
54483882 | 7986 | if (regnum == ARM_FPS_REGNUM) |
2c291032 YQ |
7987 | return (group == float_reggroup |
7988 | || group == save_reggroup | |
7989 | || group == restore_reggroup | |
7990 | || group == all_reggroup); | |
54483882 YQ |
7991 | else |
7992 | return default_register_reggroup_p (gdbarch, regnum, group); | |
7993 | } | |
7994 | ||
70f80edf | 7995 | \f |
da3c6d4a MS |
7996 | /* Initialize the current architecture based on INFO. If possible, |
7997 | re-use an architecture from ARCHES, which is a list of | |
7998 | architectures already created during this debugging session. | |
97e03143 | 7999 | |
da3c6d4a MS |
8000 | Called e.g. at program startup, when reading a core file, and when |
8001 | reading a binary file. */ | |
97e03143 | 8002 | |
39bbf761 RE |
8003 | static struct gdbarch * |
8004 | arm_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches) | |
8005 | { | |
97e03143 | 8006 | struct gdbarch_tdep *tdep; |
39bbf761 | 8007 | struct gdbarch *gdbarch; |
28e97307 DJ |
8008 | struct gdbarch_list *best_arch; |
8009 | enum arm_abi_kind arm_abi = arm_abi_global; | |
8010 | enum arm_float_model fp_model = arm_fp_model; | |
123dc839 | 8011 | struct tdesc_arch_data *tdesc_data = NULL; |
9779414d | 8012 | int i, is_m = 0; |
58d6951d DJ |
8013 | int have_vfp_registers = 0, have_vfp_pseudos = 0, have_neon_pseudos = 0; |
8014 | int have_neon = 0; | |
ff6f572f | 8015 | int have_fpa_registers = 1; |
9779414d DJ |
8016 | const struct target_desc *tdesc = info.target_desc; |
8017 | ||
8018 | /* If we have an object to base this architecture on, try to determine | |
8019 | its ABI. */ | |
8020 | ||
8021 | if (arm_abi == ARM_ABI_AUTO && info.abfd != NULL) | |
8022 | { | |
8023 | int ei_osabi, e_flags; | |
8024 | ||
8025 | switch (bfd_get_flavour (info.abfd)) | |
8026 | { | |
8027 | case bfd_target_aout_flavour: | |
8028 | /* Assume it's an old APCS-style ABI. */ | |
8029 | arm_abi = ARM_ABI_APCS; | |
8030 | break; | |
8031 | ||
8032 | case bfd_target_coff_flavour: | |
8033 | /* Assume it's an old APCS-style ABI. */ | |
8034 | /* XXX WinCE? */ | |
8035 | arm_abi = ARM_ABI_APCS; | |
8036 | break; | |
8037 | ||
8038 | case bfd_target_elf_flavour: | |
8039 | ei_osabi = elf_elfheader (info.abfd)->e_ident[EI_OSABI]; | |
8040 | e_flags = elf_elfheader (info.abfd)->e_flags; | |
8041 | ||
8042 | if (ei_osabi == ELFOSABI_ARM) | |
8043 | { | |
8044 | /* GNU tools used to use this value, but do not for EABI | |
8045 | objects. There's nowhere to tag an EABI version | |
8046 | anyway, so assume APCS. */ | |
8047 | arm_abi = ARM_ABI_APCS; | |
8048 | } | |
8049 | else if (ei_osabi == ELFOSABI_NONE) | |
8050 | { | |
8051 | int eabi_ver = EF_ARM_EABI_VERSION (e_flags); | |
8052 | int attr_arch, attr_profile; | |
8053 | ||
8054 | switch (eabi_ver) | |
8055 | { | |
8056 | case EF_ARM_EABI_UNKNOWN: | |
8057 | /* Assume GNU tools. */ | |
8058 | arm_abi = ARM_ABI_APCS; | |
8059 | break; | |
8060 | ||
8061 | case EF_ARM_EABI_VER4: | |
8062 | case EF_ARM_EABI_VER5: | |
8063 | arm_abi = ARM_ABI_AAPCS; | |
8064 | /* EABI binaries default to VFP float ordering. | |
8065 | They may also contain build attributes that can | |
8066 | be used to identify if the VFP argument-passing | |
8067 | ABI is in use. */ | |
8068 | if (fp_model == ARM_FLOAT_AUTO) | |
8069 | { | |
8070 | #ifdef HAVE_ELF | |
8071 | switch (bfd_elf_get_obj_attr_int (info.abfd, | |
8072 | OBJ_ATTR_PROC, | |
8073 | Tag_ABI_VFP_args)) | |
8074 | { | |
8075 | case 0: | |
8076 | /* "The user intended FP parameter/result | |
8077 | passing to conform to AAPCS, base | |
8078 | variant". */ | |
8079 | fp_model = ARM_FLOAT_SOFT_VFP; | |
8080 | break; | |
8081 | case 1: | |
8082 | /* "The user intended FP parameter/result | |
8083 | passing to conform to AAPCS, VFP | |
8084 | variant". */ | |
8085 | fp_model = ARM_FLOAT_VFP; | |
8086 | break; | |
8087 | case 2: | |
8088 | /* "The user intended FP parameter/result | |
8089 | passing to conform to tool chain-specific | |
8090 | conventions" - we don't know any such | |
8091 | conventions, so leave it as "auto". */ | |
8092 | break; | |
8093 | default: | |
8094 | /* Attribute value not mentioned in the | |
8095 | October 2008 ABI, so leave it as | |
8096 | "auto". */ | |
8097 | break; | |
8098 | } | |
8099 | #else | |
8100 | fp_model = ARM_FLOAT_SOFT_VFP; | |
8101 | #endif | |
8102 | } | |
8103 | break; | |
8104 | ||
8105 | default: | |
8106 | /* Leave it as "auto". */ | |
8107 | warning (_("unknown ARM EABI version 0x%x"), eabi_ver); | |
8108 | break; | |
8109 | } | |
8110 | ||
8111 | #ifdef HAVE_ELF | |
8112 | /* Detect M-profile programs. This only works if the | |
8113 | executable file includes build attributes; GCC does | |
8114 | copy them to the executable, but e.g. RealView does | |
8115 | not. */ | |
8116 | attr_arch = bfd_elf_get_obj_attr_int (info.abfd, OBJ_ATTR_PROC, | |
8117 | Tag_CPU_arch); | |
0963b4bd MS |
8118 | attr_profile = bfd_elf_get_obj_attr_int (info.abfd, |
8119 | OBJ_ATTR_PROC, | |
9779414d DJ |
8120 | Tag_CPU_arch_profile); |
8121 | /* GCC specifies the profile for v6-M; RealView only | |
8122 | specifies the profile for architectures starting with | |
8123 | V7 (as opposed to architectures with a tag | |
8124 | numerically greater than TAG_CPU_ARCH_V7). */ | |
8125 | if (!tdesc_has_registers (tdesc) | |
8126 | && (attr_arch == TAG_CPU_ARCH_V6_M | |
8127 | || attr_arch == TAG_CPU_ARCH_V6S_M | |
8128 | || attr_profile == 'M')) | |
8129 | tdesc = tdesc_arm_with_m; | |
8130 | #endif | |
8131 | } | |
8132 | ||
8133 | if (fp_model == ARM_FLOAT_AUTO) | |
8134 | { | |
8135 | int e_flags = elf_elfheader (info.abfd)->e_flags; | |
8136 | ||
8137 | switch (e_flags & (EF_ARM_SOFT_FLOAT | EF_ARM_VFP_FLOAT)) | |
8138 | { | |
8139 | case 0: | |
8140 | /* Leave it as "auto". Strictly speaking this case | |
8141 | means FPA, but almost nobody uses that now, and | |
8142 | many toolchains fail to set the appropriate bits | |
8143 | for the floating-point model they use. */ | |
8144 | break; | |
8145 | case EF_ARM_SOFT_FLOAT: | |
8146 | fp_model = ARM_FLOAT_SOFT_FPA; | |
8147 | break; | |
8148 | case EF_ARM_VFP_FLOAT: | |
8149 | fp_model = ARM_FLOAT_VFP; | |
8150 | break; | |
8151 | case EF_ARM_SOFT_FLOAT | EF_ARM_VFP_FLOAT: | |
8152 | fp_model = ARM_FLOAT_SOFT_VFP; | |
8153 | break; | |
8154 | } | |
8155 | } | |
8156 | ||
8157 | if (e_flags & EF_ARM_BE8) | |
8158 | info.byte_order_for_code = BFD_ENDIAN_LITTLE; | |
8159 | ||
8160 | break; | |
8161 | ||
8162 | default: | |
8163 | /* Leave it as "auto". */ | |
8164 | break; | |
8165 | } | |
8166 | } | |
123dc839 DJ |
8167 | |
8168 | /* Check any target description for validity. */ | |
9779414d | 8169 | if (tdesc_has_registers (tdesc)) |
123dc839 DJ |
8170 | { |
8171 | /* For most registers we require GDB's default names; but also allow | |
8172 | the numeric names for sp / lr / pc, as a convenience. */ | |
8173 | static const char *const arm_sp_names[] = { "r13", "sp", NULL }; | |
8174 | static const char *const arm_lr_names[] = { "r14", "lr", NULL }; | |
8175 | static const char *const arm_pc_names[] = { "r15", "pc", NULL }; | |
8176 | ||
8177 | const struct tdesc_feature *feature; | |
58d6951d | 8178 | int valid_p; |
123dc839 | 8179 | |
9779414d | 8180 | feature = tdesc_find_feature (tdesc, |
123dc839 DJ |
8181 | "org.gnu.gdb.arm.core"); |
8182 | if (feature == NULL) | |
9779414d DJ |
8183 | { |
8184 | feature = tdesc_find_feature (tdesc, | |
8185 | "org.gnu.gdb.arm.m-profile"); | |
8186 | if (feature == NULL) | |
8187 | return NULL; | |
8188 | else | |
8189 | is_m = 1; | |
8190 | } | |
123dc839 DJ |
8191 | |
8192 | tdesc_data = tdesc_data_alloc (); | |
8193 | ||
8194 | valid_p = 1; | |
8195 | for (i = 0; i < ARM_SP_REGNUM; i++) | |
8196 | valid_p &= tdesc_numbered_register (feature, tdesc_data, i, | |
8197 | arm_register_names[i]); | |
8198 | valid_p &= tdesc_numbered_register_choices (feature, tdesc_data, | |
8199 | ARM_SP_REGNUM, | |
8200 | arm_sp_names); | |
8201 | valid_p &= tdesc_numbered_register_choices (feature, tdesc_data, | |
8202 | ARM_LR_REGNUM, | |
8203 | arm_lr_names); | |
8204 | valid_p &= tdesc_numbered_register_choices (feature, tdesc_data, | |
8205 | ARM_PC_REGNUM, | |
8206 | arm_pc_names); | |
9779414d DJ |
8207 | if (is_m) |
8208 | valid_p &= tdesc_numbered_register (feature, tdesc_data, | |
8209 | ARM_PS_REGNUM, "xpsr"); | |
8210 | else | |
8211 | valid_p &= tdesc_numbered_register (feature, tdesc_data, | |
8212 | ARM_PS_REGNUM, "cpsr"); | |
123dc839 DJ |
8213 | |
8214 | if (!valid_p) | |
8215 | { | |
8216 | tdesc_data_cleanup (tdesc_data); | |
8217 | return NULL; | |
8218 | } | |
8219 | ||
9779414d | 8220 | feature = tdesc_find_feature (tdesc, |
123dc839 DJ |
8221 | "org.gnu.gdb.arm.fpa"); |
8222 | if (feature != NULL) | |
8223 | { | |
8224 | valid_p = 1; | |
8225 | for (i = ARM_F0_REGNUM; i <= ARM_FPS_REGNUM; i++) | |
8226 | valid_p &= tdesc_numbered_register (feature, tdesc_data, i, | |
8227 | arm_register_names[i]); | |
8228 | if (!valid_p) | |
8229 | { | |
8230 | tdesc_data_cleanup (tdesc_data); | |
8231 | return NULL; | |
8232 | } | |
8233 | } | |
ff6f572f DJ |
8234 | else |
8235 | have_fpa_registers = 0; | |
8236 | ||
9779414d | 8237 | feature = tdesc_find_feature (tdesc, |
ff6f572f DJ |
8238 | "org.gnu.gdb.xscale.iwmmxt"); |
8239 | if (feature != NULL) | |
8240 | { | |
8241 | static const char *const iwmmxt_names[] = { | |
8242 | "wR0", "wR1", "wR2", "wR3", "wR4", "wR5", "wR6", "wR7", | |
8243 | "wR8", "wR9", "wR10", "wR11", "wR12", "wR13", "wR14", "wR15", | |
8244 | "wCID", "wCon", "wCSSF", "wCASF", "", "", "", "", | |
8245 | "wCGR0", "wCGR1", "wCGR2", "wCGR3", "", "", "", "", | |
8246 | }; | |
8247 | ||
8248 | valid_p = 1; | |
8249 | for (i = ARM_WR0_REGNUM; i <= ARM_WR15_REGNUM; i++) | |
8250 | valid_p | |
8251 | &= tdesc_numbered_register (feature, tdesc_data, i, | |
8252 | iwmmxt_names[i - ARM_WR0_REGNUM]); | |
8253 | ||
8254 | /* Check for the control registers, but do not fail if they | |
8255 | are missing. */ | |
8256 | for (i = ARM_WC0_REGNUM; i <= ARM_WCASF_REGNUM; i++) | |
8257 | tdesc_numbered_register (feature, tdesc_data, i, | |
8258 | iwmmxt_names[i - ARM_WR0_REGNUM]); | |
8259 | ||
8260 | for (i = ARM_WCGR0_REGNUM; i <= ARM_WCGR3_REGNUM; i++) | |
8261 | valid_p | |
8262 | &= tdesc_numbered_register (feature, tdesc_data, i, | |
8263 | iwmmxt_names[i - ARM_WR0_REGNUM]); | |
8264 | ||
8265 | if (!valid_p) | |
8266 | { | |
8267 | tdesc_data_cleanup (tdesc_data); | |
8268 | return NULL; | |
8269 | } | |
8270 | } | |
58d6951d DJ |
8271 | |
8272 | /* If we have a VFP unit, check whether the single precision registers | |
8273 | are present. If not, then we will synthesize them as pseudo | |
8274 | registers. */ | |
9779414d | 8275 | feature = tdesc_find_feature (tdesc, |
58d6951d DJ |
8276 | "org.gnu.gdb.arm.vfp"); |
8277 | if (feature != NULL) | |
8278 | { | |
8279 | static const char *const vfp_double_names[] = { | |
8280 | "d0", "d1", "d2", "d3", "d4", "d5", "d6", "d7", | |
8281 | "d8", "d9", "d10", "d11", "d12", "d13", "d14", "d15", | |
8282 | "d16", "d17", "d18", "d19", "d20", "d21", "d22", "d23", | |
8283 | "d24", "d25", "d26", "d27", "d28", "d29", "d30", "d31", | |
8284 | }; | |
8285 | ||
8286 | /* Require the double precision registers. There must be either | |
8287 | 16 or 32. */ | |
8288 | valid_p = 1; | |
8289 | for (i = 0; i < 32; i++) | |
8290 | { | |
8291 | valid_p &= tdesc_numbered_register (feature, tdesc_data, | |
8292 | ARM_D0_REGNUM + i, | |
8293 | vfp_double_names[i]); | |
8294 | if (!valid_p) | |
8295 | break; | |
8296 | } | |
8297 | ||
8298 | if (!valid_p && i != 16) | |
8299 | { | |
8300 | tdesc_data_cleanup (tdesc_data); | |
8301 | return NULL; | |
8302 | } | |
8303 | ||
8304 | if (tdesc_unnumbered_register (feature, "s0") == 0) | |
8305 | have_vfp_pseudos = 1; | |
8306 | ||
8307 | have_vfp_registers = 1; | |
8308 | ||
8309 | /* If we have VFP, also check for NEON. The architecture allows | |
8310 | NEON without VFP (integer vector operations only), but GDB | |
8311 | does not support that. */ | |
9779414d | 8312 | feature = tdesc_find_feature (tdesc, |
58d6951d DJ |
8313 | "org.gnu.gdb.arm.neon"); |
8314 | if (feature != NULL) | |
8315 | { | |
8316 | /* NEON requires 32 double-precision registers. */ | |
8317 | if (i != 32) | |
8318 | { | |
8319 | tdesc_data_cleanup (tdesc_data); | |
8320 | return NULL; | |
8321 | } | |
8322 | ||
8323 | /* If there are quad registers defined by the stub, use | |
8324 | their type; otherwise (normally) provide them with | |
8325 | the default type. */ | |
8326 | if (tdesc_unnumbered_register (feature, "q0") == 0) | |
8327 | have_neon_pseudos = 1; | |
8328 | ||
8329 | have_neon = 1; | |
8330 | } | |
8331 | } | |
123dc839 | 8332 | } |
39bbf761 | 8333 | |
28e97307 DJ |
8334 | /* If there is already a candidate, use it. */ |
8335 | for (best_arch = gdbarch_list_lookup_by_info (arches, &info); | |
8336 | best_arch != NULL; | |
8337 | best_arch = gdbarch_list_lookup_by_info (best_arch->next, &info)) | |
8338 | { | |
b8926edc DJ |
8339 | if (arm_abi != ARM_ABI_AUTO |
8340 | && arm_abi != gdbarch_tdep (best_arch->gdbarch)->arm_abi) | |
28e97307 DJ |
8341 | continue; |
8342 | ||
b8926edc DJ |
8343 | if (fp_model != ARM_FLOAT_AUTO |
8344 | && fp_model != gdbarch_tdep (best_arch->gdbarch)->fp_model) | |
28e97307 DJ |
8345 | continue; |
8346 | ||
58d6951d DJ |
8347 | /* There are various other properties in tdep that we do not |
8348 | need to check here: those derived from a target description, | |
8349 | since gdbarches with a different target description are | |
8350 | automatically disqualified. */ | |
8351 | ||
9779414d DJ |
8352 | /* Do check is_m, though, since it might come from the binary. */ |
8353 | if (is_m != gdbarch_tdep (best_arch->gdbarch)->is_m) | |
8354 | continue; | |
8355 | ||
28e97307 DJ |
8356 | /* Found a match. */ |
8357 | break; | |
8358 | } | |
97e03143 | 8359 | |
28e97307 | 8360 | if (best_arch != NULL) |
123dc839 DJ |
8361 | { |
8362 | if (tdesc_data != NULL) | |
8363 | tdesc_data_cleanup (tdesc_data); | |
8364 | return best_arch->gdbarch; | |
8365 | } | |
28e97307 DJ |
8366 | |
8367 | tdep = xcalloc (1, sizeof (struct gdbarch_tdep)); | |
97e03143 RE |
8368 | gdbarch = gdbarch_alloc (&info, tdep); |
8369 | ||
28e97307 DJ |
8370 | /* Record additional information about the architecture we are defining. |
8371 | These are gdbarch discriminators, like the OSABI. */ | |
8372 | tdep->arm_abi = arm_abi; | |
8373 | tdep->fp_model = fp_model; | |
9779414d | 8374 | tdep->is_m = is_m; |
ff6f572f | 8375 | tdep->have_fpa_registers = have_fpa_registers; |
58d6951d DJ |
8376 | tdep->have_vfp_registers = have_vfp_registers; |
8377 | tdep->have_vfp_pseudos = have_vfp_pseudos; | |
8378 | tdep->have_neon_pseudos = have_neon_pseudos; | |
8379 | tdep->have_neon = have_neon; | |
08216dd7 RE |
8380 | |
8381 | /* Breakpoints. */ | |
9d4fde75 | 8382 | switch (info.byte_order_for_code) |
67255d04 RE |
8383 | { |
8384 | case BFD_ENDIAN_BIG: | |
66e810cd RE |
8385 | tdep->arm_breakpoint = arm_default_arm_be_breakpoint; |
8386 | tdep->arm_breakpoint_size = sizeof (arm_default_arm_be_breakpoint); | |
8387 | tdep->thumb_breakpoint = arm_default_thumb_be_breakpoint; | |
8388 | tdep->thumb_breakpoint_size = sizeof (arm_default_thumb_be_breakpoint); | |
8389 | ||
67255d04 RE |
8390 | break; |
8391 | ||
8392 | case BFD_ENDIAN_LITTLE: | |
66e810cd RE |
8393 | tdep->arm_breakpoint = arm_default_arm_le_breakpoint; |
8394 | tdep->arm_breakpoint_size = sizeof (arm_default_arm_le_breakpoint); | |
8395 | tdep->thumb_breakpoint = arm_default_thumb_le_breakpoint; | |
8396 | tdep->thumb_breakpoint_size = sizeof (arm_default_thumb_le_breakpoint); | |
8397 | ||
67255d04 RE |
8398 | break; |
8399 | ||
8400 | default: | |
8401 | internal_error (__FILE__, __LINE__, | |
edefbb7c | 8402 | _("arm_gdbarch_init: bad byte order for float format")); |
67255d04 RE |
8403 | } |
8404 | ||
d7b486e7 RE |
8405 | /* On ARM targets char defaults to unsigned. */ |
8406 | set_gdbarch_char_signed (gdbarch, 0); | |
8407 | ||
cca44b1b JB |
8408 | /* Note: for displaced stepping, this includes the breakpoint, and one word |
8409 | of additional scratch space. This setting isn't used for anything beside | |
8410 | displaced stepping at present. */ | |
8411 | set_gdbarch_max_insn_length (gdbarch, 4 * DISPLACED_MODIFIED_INSNS); | |
8412 | ||
9df628e0 | 8413 | /* This should be low enough for everything. */ |
97e03143 | 8414 | tdep->lowest_pc = 0x20; |
94c30b78 | 8415 | tdep->jb_pc = -1; /* Longjump support not enabled by default. */ |
97e03143 | 8416 | |
7c00367c MK |
8417 | /* The default, for both APCS and AAPCS, is to return small |
8418 | structures in registers. */ | |
8419 | tdep->struct_return = reg_struct_return; | |
8420 | ||
2dd604e7 | 8421 | set_gdbarch_push_dummy_call (gdbarch, arm_push_dummy_call); |
f53f0d0b | 8422 | set_gdbarch_frame_align (gdbarch, arm_frame_align); |
39bbf761 | 8423 | |
756fe439 DJ |
8424 | set_gdbarch_write_pc (gdbarch, arm_write_pc); |
8425 | ||
148754e5 | 8426 | /* Frame handling. */ |
a262aec2 | 8427 | set_gdbarch_dummy_id (gdbarch, arm_dummy_id); |
eb5492fa DJ |
8428 | set_gdbarch_unwind_pc (gdbarch, arm_unwind_pc); |
8429 | set_gdbarch_unwind_sp (gdbarch, arm_unwind_sp); | |
8430 | ||
eb5492fa | 8431 | frame_base_set_default (gdbarch, &arm_normal_base); |
148754e5 | 8432 | |
34e8f22d RE |
8433 | /* Address manipulation. */ |
8434 | set_gdbarch_smash_text_address (gdbarch, arm_smash_text_address); | |
8435 | set_gdbarch_addr_bits_remove (gdbarch, arm_addr_bits_remove); | |
8436 | ||
34e8f22d RE |
8437 | /* Advance PC across function entry code. */ |
8438 | set_gdbarch_skip_prologue (gdbarch, arm_skip_prologue); | |
8439 | ||
4024ca99 UW |
8440 | /* Detect whether PC is in function epilogue. */ |
8441 | set_gdbarch_in_function_epilogue_p (gdbarch, arm_in_function_epilogue_p); | |
8442 | ||
190dce09 UW |
8443 | /* Skip trampolines. */ |
8444 | set_gdbarch_skip_trampoline_code (gdbarch, arm_skip_stub); | |
8445 | ||
34e8f22d RE |
8446 | /* The stack grows downward. */ |
8447 | set_gdbarch_inner_than (gdbarch, core_addr_lessthan); | |
8448 | ||
8449 | /* Breakpoint manipulation. */ | |
8450 | set_gdbarch_breakpoint_from_pc (gdbarch, arm_breakpoint_from_pc); | |
177321bd DJ |
8451 | set_gdbarch_remote_breakpoint_from_pc (gdbarch, |
8452 | arm_remote_breakpoint_from_pc); | |
34e8f22d RE |
8453 | |
8454 | /* Information about registers, etc. */ | |
34e8f22d RE |
8455 | set_gdbarch_sp_regnum (gdbarch, ARM_SP_REGNUM); |
8456 | set_gdbarch_pc_regnum (gdbarch, ARM_PC_REGNUM); | |
ff6f572f | 8457 | set_gdbarch_num_regs (gdbarch, ARM_NUM_REGS); |
7a5ea0d4 | 8458 | set_gdbarch_register_type (gdbarch, arm_register_type); |
54483882 | 8459 | set_gdbarch_register_reggroup_p (gdbarch, arm_register_reggroup_p); |
34e8f22d | 8460 | |
ff6f572f DJ |
8461 | /* This "info float" is FPA-specific. Use the generic version if we |
8462 | do not have FPA. */ | |
8463 | if (gdbarch_tdep (gdbarch)->have_fpa_registers) | |
8464 | set_gdbarch_print_float_info (gdbarch, arm_print_float_info); | |
8465 | ||
26216b98 | 8466 | /* Internal <-> external register number maps. */ |
ff6f572f | 8467 | set_gdbarch_dwarf2_reg_to_regnum (gdbarch, arm_dwarf_reg_to_regnum); |
26216b98 AC |
8468 | set_gdbarch_register_sim_regno (gdbarch, arm_register_sim_regno); |
8469 | ||
34e8f22d RE |
8470 | set_gdbarch_register_name (gdbarch, arm_register_name); |
8471 | ||
8472 | /* Returning results. */ | |
2af48f68 | 8473 | set_gdbarch_return_value (gdbarch, arm_return_value); |
34e8f22d | 8474 | |
03d48a7d RE |
8475 | /* Disassembly. */ |
8476 | set_gdbarch_print_insn (gdbarch, gdb_print_insn_arm); | |
8477 | ||
34e8f22d RE |
8478 | /* Minsymbol frobbing. */ |
8479 | set_gdbarch_elf_make_msymbol_special (gdbarch, arm_elf_make_msymbol_special); | |
8480 | set_gdbarch_coff_make_msymbol_special (gdbarch, | |
8481 | arm_coff_make_msymbol_special); | |
60c5725c | 8482 | set_gdbarch_record_special_symbol (gdbarch, arm_record_special_symbol); |
34e8f22d | 8483 | |
f9d67f43 DJ |
8484 | /* Thumb-2 IT block support. */ |
8485 | set_gdbarch_adjust_breakpoint_address (gdbarch, | |
8486 | arm_adjust_breakpoint_address); | |
8487 | ||
0d5de010 DJ |
8488 | /* Virtual tables. */ |
8489 | set_gdbarch_vbit_in_delta (gdbarch, 1); | |
8490 | ||
97e03143 | 8491 | /* Hook in the ABI-specific overrides, if they have been registered. */ |
4be87837 | 8492 | gdbarch_init_osabi (info, gdbarch); |
97e03143 | 8493 | |
b39cc962 DJ |
8494 | dwarf2_frame_set_init_reg (gdbarch, arm_dwarf2_frame_init_reg); |
8495 | ||
eb5492fa | 8496 | /* Add some default predicates. */ |
a262aec2 DJ |
8497 | frame_unwind_append_unwinder (gdbarch, &arm_stub_unwind); |
8498 | dwarf2_append_unwinders (gdbarch); | |
0e9e9abd | 8499 | frame_unwind_append_unwinder (gdbarch, &arm_exidx_unwind); |
a262aec2 | 8500 | frame_unwind_append_unwinder (gdbarch, &arm_prologue_unwind); |
eb5492fa | 8501 | |
97e03143 RE |
8502 | /* Now we have tuned the configuration, set a few final things, |
8503 | based on what the OS ABI has told us. */ | |
8504 | ||
b8926edc DJ |
8505 | /* If the ABI is not otherwise marked, assume the old GNU APCS. EABI |
8506 | binaries are always marked. */ | |
8507 | if (tdep->arm_abi == ARM_ABI_AUTO) | |
8508 | tdep->arm_abi = ARM_ABI_APCS; | |
8509 | ||
8510 | /* We used to default to FPA for generic ARM, but almost nobody | |
8511 | uses that now, and we now provide a way for the user to force | |
8512 | the model. So default to the most useful variant. */ | |
8513 | if (tdep->fp_model == ARM_FLOAT_AUTO) | |
8514 | tdep->fp_model = ARM_FLOAT_SOFT_FPA; | |
8515 | ||
9df628e0 RE |
8516 | if (tdep->jb_pc >= 0) |
8517 | set_gdbarch_get_longjmp_target (gdbarch, arm_get_longjmp_target); | |
8518 | ||
08216dd7 | 8519 | /* Floating point sizes and format. */ |
8da61cc4 | 8520 | set_gdbarch_float_format (gdbarch, floatformats_ieee_single); |
b8926edc | 8521 | if (tdep->fp_model == ARM_FLOAT_SOFT_FPA || tdep->fp_model == ARM_FLOAT_FPA) |
08216dd7 | 8522 | { |
8da61cc4 DJ |
8523 | set_gdbarch_double_format |
8524 | (gdbarch, floatformats_ieee_double_littlebyte_bigword); | |
8525 | set_gdbarch_long_double_format | |
8526 | (gdbarch, floatformats_ieee_double_littlebyte_bigword); | |
8527 | } | |
8528 | else | |
8529 | { | |
8530 | set_gdbarch_double_format (gdbarch, floatformats_ieee_double); | |
8531 | set_gdbarch_long_double_format (gdbarch, floatformats_ieee_double); | |
08216dd7 RE |
8532 | } |
8533 | ||
58d6951d DJ |
8534 | if (have_vfp_pseudos) |
8535 | { | |
8536 | /* NOTE: These are the only pseudo registers used by | |
8537 | the ARM target at the moment. If more are added, a | |
8538 | little more care in numbering will be needed. */ | |
8539 | ||
8540 | int num_pseudos = 32; | |
8541 | if (have_neon_pseudos) | |
8542 | num_pseudos += 16; | |
8543 | set_gdbarch_num_pseudo_regs (gdbarch, num_pseudos); | |
8544 | set_gdbarch_pseudo_register_read (gdbarch, arm_pseudo_read); | |
8545 | set_gdbarch_pseudo_register_write (gdbarch, arm_pseudo_write); | |
8546 | } | |
8547 | ||
123dc839 | 8548 | if (tdesc_data) |
58d6951d DJ |
8549 | { |
8550 | set_tdesc_pseudo_register_name (gdbarch, arm_register_name); | |
8551 | ||
9779414d | 8552 | tdesc_use_registers (gdbarch, tdesc, tdesc_data); |
58d6951d DJ |
8553 | |
8554 | /* Override tdesc_register_type to adjust the types of VFP | |
8555 | registers for NEON. */ | |
8556 | set_gdbarch_register_type (gdbarch, arm_register_type); | |
8557 | } | |
123dc839 DJ |
8558 | |
8559 | /* Add standard register aliases. We add aliases even for those | |
8560 | nanes which are used by the current architecture - it's simpler, | |
8561 | and does no harm, since nothing ever lists user registers. */ | |
8562 | for (i = 0; i < ARRAY_SIZE (arm_register_aliases); i++) | |
8563 | user_reg_add (gdbarch, arm_register_aliases[i].name, | |
8564 | value_of_arm_user_reg, &arm_register_aliases[i].regnum); | |
8565 | ||
39bbf761 RE |
8566 | return gdbarch; |
8567 | } | |
8568 | ||
97e03143 | 8569 | static void |
2af46ca0 | 8570 | arm_dump_tdep (struct gdbarch *gdbarch, struct ui_file *file) |
97e03143 | 8571 | { |
2af46ca0 | 8572 | struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch); |
97e03143 RE |
8573 | |
8574 | if (tdep == NULL) | |
8575 | return; | |
8576 | ||
edefbb7c | 8577 | fprintf_unfiltered (file, _("arm_dump_tdep: Lowest pc = 0x%lx"), |
97e03143 RE |
8578 | (unsigned long) tdep->lowest_pc); |
8579 | } | |
8580 | ||
a78f21af AC |
8581 | extern initialize_file_ftype _initialize_arm_tdep; /* -Wmissing-prototypes */ |
8582 | ||
c906108c | 8583 | void |
ed9a39eb | 8584 | _initialize_arm_tdep (void) |
c906108c | 8585 | { |
bc90b915 FN |
8586 | struct ui_file *stb; |
8587 | long length; | |
26304000 | 8588 | struct cmd_list_element *new_set, *new_show; |
53904c9e AC |
8589 | const char *setname; |
8590 | const char *setdesc; | |
4bd7b427 | 8591 | const char *const *regnames; |
bc90b915 FN |
8592 | int numregs, i, j; |
8593 | static char *helptext; | |
edefbb7c AC |
8594 | char regdesc[1024], *rdptr = regdesc; |
8595 | size_t rest = sizeof (regdesc); | |
085dd6e6 | 8596 | |
42cf1509 | 8597 | gdbarch_register (bfd_arch_arm, arm_gdbarch_init, arm_dump_tdep); |
97e03143 | 8598 | |
60c5725c | 8599 | arm_objfile_data_key |
c1bd65d0 | 8600 | = register_objfile_data_with_cleanup (NULL, arm_objfile_data_free); |
60c5725c | 8601 | |
0e9e9abd UW |
8602 | /* Add ourselves to objfile event chain. */ |
8603 | observer_attach_new_objfile (arm_exidx_new_objfile); | |
8604 | arm_exidx_data_key | |
8605 | = register_objfile_data_with_cleanup (NULL, arm_exidx_data_free); | |
8606 | ||
70f80edf JT |
8607 | /* Register an ELF OS ABI sniffer for ARM binaries. */ |
8608 | gdbarch_register_osabi_sniffer (bfd_arch_arm, | |
8609 | bfd_target_elf_flavour, | |
8610 | arm_elf_osabi_sniffer); | |
8611 | ||
9779414d DJ |
8612 | /* Initialize the standard target descriptions. */ |
8613 | initialize_tdesc_arm_with_m (); | |
8614 | ||
94c30b78 | 8615 | /* Get the number of possible sets of register names defined in opcodes. */ |
afd7eef0 RE |
8616 | num_disassembly_options = get_arm_regname_num_options (); |
8617 | ||
8618 | /* Add root prefix command for all "set arm"/"show arm" commands. */ | |
8619 | add_prefix_cmd ("arm", no_class, set_arm_command, | |
edefbb7c | 8620 | _("Various ARM-specific commands."), |
afd7eef0 RE |
8621 | &setarmcmdlist, "set arm ", 0, &setlist); |
8622 | ||
8623 | add_prefix_cmd ("arm", no_class, show_arm_command, | |
edefbb7c | 8624 | _("Various ARM-specific commands."), |
afd7eef0 | 8625 | &showarmcmdlist, "show arm ", 0, &showlist); |
bc90b915 | 8626 | |
94c30b78 | 8627 | /* Sync the opcode insn printer with our register viewer. */ |
bc90b915 | 8628 | parse_arm_disassembler_option ("reg-names-std"); |
c5aa993b | 8629 | |
eefe576e AC |
8630 | /* Initialize the array that will be passed to |
8631 | add_setshow_enum_cmd(). */ | |
afd7eef0 RE |
8632 | valid_disassembly_styles |
8633 | = xmalloc ((num_disassembly_options + 1) * sizeof (char *)); | |
8634 | for (i = 0; i < num_disassembly_options; i++) | |
bc90b915 FN |
8635 | { |
8636 | numregs = get_arm_regnames (i, &setname, &setdesc, ®names); | |
afd7eef0 | 8637 | valid_disassembly_styles[i] = setname; |
edefbb7c AC |
8638 | length = snprintf (rdptr, rest, "%s - %s\n", setname, setdesc); |
8639 | rdptr += length; | |
8640 | rest -= length; | |
123dc839 DJ |
8641 | /* When we find the default names, tell the disassembler to use |
8642 | them. */ | |
bc90b915 FN |
8643 | if (!strcmp (setname, "std")) |
8644 | { | |
afd7eef0 | 8645 | disassembly_style = setname; |
bc90b915 FN |
8646 | set_arm_regname_option (i); |
8647 | } | |
8648 | } | |
94c30b78 | 8649 | /* Mark the end of valid options. */ |
afd7eef0 | 8650 | valid_disassembly_styles[num_disassembly_options] = NULL; |
c906108c | 8651 | |
edefbb7c AC |
8652 | /* Create the help text. */ |
8653 | stb = mem_fileopen (); | |
8654 | fprintf_unfiltered (stb, "%s%s%s", | |
8655 | _("The valid values are:\n"), | |
8656 | regdesc, | |
8657 | _("The default is \"std\".")); | |
759ef836 | 8658 | helptext = ui_file_xstrdup (stb, NULL); |
bc90b915 | 8659 | ui_file_delete (stb); |
ed9a39eb | 8660 | |
edefbb7c AC |
8661 | add_setshow_enum_cmd("disassembler", no_class, |
8662 | valid_disassembly_styles, &disassembly_style, | |
8663 | _("Set the disassembly style."), | |
8664 | _("Show the disassembly style."), | |
8665 | helptext, | |
2c5b56ce | 8666 | set_disassembly_style_sfunc, |
0963b4bd MS |
8667 | NULL, /* FIXME: i18n: The disassembly style is |
8668 | \"%s\". */ | |
7376b4c2 | 8669 | &setarmcmdlist, &showarmcmdlist); |
edefbb7c AC |
8670 | |
8671 | add_setshow_boolean_cmd ("apcs32", no_class, &arm_apcs_32, | |
8672 | _("Set usage of ARM 32-bit mode."), | |
8673 | _("Show usage of ARM 32-bit mode."), | |
8674 | _("When off, a 26-bit PC will be used."), | |
2c5b56ce | 8675 | NULL, |
0963b4bd MS |
8676 | NULL, /* FIXME: i18n: Usage of ARM 32-bit |
8677 | mode is %s. */ | |
26304000 | 8678 | &setarmcmdlist, &showarmcmdlist); |
c906108c | 8679 | |
fd50bc42 | 8680 | /* Add a command to allow the user to force the FPU model. */ |
edefbb7c AC |
8681 | add_setshow_enum_cmd ("fpu", no_class, fp_model_strings, ¤t_fp_model, |
8682 | _("Set the floating point type."), | |
8683 | _("Show the floating point type."), | |
8684 | _("auto - Determine the FP typefrom the OS-ABI.\n\ | |
8685 | softfpa - Software FP, mixed-endian doubles on little-endian ARMs.\n\ | |
8686 | fpa - FPA co-processor (GCC compiled).\n\ | |
8687 | softvfp - Software FP with pure-endian doubles.\n\ | |
8688 | vfp - VFP co-processor."), | |
edefbb7c | 8689 | set_fp_model_sfunc, show_fp_model, |
7376b4c2 | 8690 | &setarmcmdlist, &showarmcmdlist); |
fd50bc42 | 8691 | |
28e97307 DJ |
8692 | /* Add a command to allow the user to force the ABI. */ |
8693 | add_setshow_enum_cmd ("abi", class_support, arm_abi_strings, &arm_abi_string, | |
8694 | _("Set the ABI."), | |
8695 | _("Show the ABI."), | |
8696 | NULL, arm_set_abi, arm_show_abi, | |
8697 | &setarmcmdlist, &showarmcmdlist); | |
8698 | ||
0428b8f5 DJ |
8699 | /* Add two commands to allow the user to force the assumed |
8700 | execution mode. */ | |
8701 | add_setshow_enum_cmd ("fallback-mode", class_support, | |
8702 | arm_mode_strings, &arm_fallback_mode_string, | |
8703 | _("Set the mode assumed when symbols are unavailable."), | |
8704 | _("Show the mode assumed when symbols are unavailable."), | |
8705 | NULL, NULL, arm_show_fallback_mode, | |
8706 | &setarmcmdlist, &showarmcmdlist); | |
8707 | add_setshow_enum_cmd ("force-mode", class_support, | |
8708 | arm_mode_strings, &arm_force_mode_string, | |
8709 | _("Set the mode assumed even when symbols are available."), | |
8710 | _("Show the mode assumed even when symbols are available."), | |
8711 | NULL, NULL, arm_show_force_mode, | |
8712 | &setarmcmdlist, &showarmcmdlist); | |
8713 | ||
6529d2dd | 8714 | /* Debugging flag. */ |
edefbb7c AC |
8715 | add_setshow_boolean_cmd ("arm", class_maintenance, &arm_debug, |
8716 | _("Set ARM debugging."), | |
8717 | _("Show ARM debugging."), | |
8718 | _("When on, arm-specific debugging is enabled."), | |
2c5b56ce | 8719 | NULL, |
7915a72c | 8720 | NULL, /* FIXME: i18n: "ARM debugging is %s. */ |
26304000 | 8721 | &setdebuglist, &showdebuglist); |
c906108c | 8722 | } |