]> git.ipfire.org Git - thirdparty/binutils-gdb.git/history - opcodes/ChangeLog
gdb/arch: assert that X86_XSTATE_MPX is not set for x32
[thirdparty/binutils-gdb.git] / opcodes / ChangeLog
2024-02-15  Will Hawkinsobjdump, as: add callx support for BPF CPU v1
2024-02-14  Yuriy Kolerovarc: Put DBNZ instruction to a separate class
2024-01-29  Jose E. Marchesibpf: there is no ldinddw nor ldabsdw instructions
2024-01-15  Nick CliftonChange version to 2.42.50 and regenerate files
2024-01-15  Nick CliftonAdd markers for 2.42 branch
2024-01-04  Alan ModraUpdate year range in copyright notice of binutils files
2023-11-15  Arsen Arsenovi?Finalized intl-update patches
2023-10-05  Neal fragermicroblaze: Add address extension instructions
2023-10-04  Neal frageropcodes: microblaze: Add hibernate and suspend instructions
2023-08-26  Tom TromeySimplify definition of GUILE
2023-08-02  Sam JamesRevert "2.41 Release sources"
2023-08-02  Nick Clifton2.41 Release sources binutils-2_41-release
2023-07-31  Jose E. Marchesibpf: opcodes: fix regression in BPF disassembler
2023-07-30  Jose E. Marchesibpf: include, bfd, opcodes: add EF_BPF_CPUVER ELF heade...
2023-07-26  Jose E. Marchesibpf: fix register NEG[32] instructions
2023-07-24  Jose E. Marchesibpf: gas,include,opcode: add suppor for instructions...
2023-07-24  Jose E. Marchesibpf: gas,opcodes: fix pseudoc syntax for MOVS* and...
2023-07-23  Jose E. Marchesibpf: add support for jal/gotol jump instruction with...
2023-07-21  Jose E. Marchesibpf: opcodes, gas: support for signed load V4 instructions
2023-07-21  Jose E. Marchesibpf: opcodes, gas: support for signed register move...
2023-07-21  Jose E. Marchesibpf: add missing bpf-dis.c to opcodes/Makefile.am
2023-07-03  Nick CliftonChange version number to 2.41.50 and regenerate files
2023-07-03  Nick CliftonAdd markers for the 2.41 branch
2023-05-23  Nick CliftonUpdated Swedish translation for the opcodes directory
2023-04-21  Tom TromeyFix -Wmaybe-uninitialized warning in opcodes/i386-dis.c
2023-04-12  Claudiu Zissulescuarc: remove faulty instructions
2023-04-11  Nick CliftonFix illegal memory access when disassembling corrupt...
2023-03-15  Nick CliftonFix an illegal memory access when disassembling a corru...
2023-03-15  Nick CliftonFix an illegal memory access when disassebling a corrup...
2023-02-28  Richard Ball[Aarch64] Add Binutils support for MEC
2023-01-03  Nick CliftonUpdated translations for various languages and sub...
2023-01-01  Alan ModraUpdate year range in copyright notice of binutils files
2022-12-31  Nick CliftonAdd markers for 2.40 branch
2022-11-22  Shahab Vahediopcodes: Correct address for ARC's "isa_config" aux reg
2022-10-31  Yoshinori SatoRX assembler: switch arguments of thw MVTACGU insn.
2022-09-22  Yoshinori Satoopcodes: SH fix bank register disassemble.
2022-07-21  Peter BergnerAdd ChangeLog entry from previous commit
2022-07-18  Claudiu Zissulescuopcodes/arc: Implement style support in the disassembler
2022-07-08  Nick CliftonAdd markers for 2.39 branch
2022-07-04  Marcus Nilssonopcodes/avr: Implement style support in the disassembler
2022-04-07  Andreas KrebbelIBM zSystems: Add support for z16 as CPU name.
2022-03-16  Simon Marchiopcodes: handle bfd_amdgcn_arch in configure script
2022-03-06  Maciej W. RozyckiMIPS/opcodes: Fix alias annotation for branch instructions
2022-02-17  Nick CliftonUpdated Serbian translations for the bfd, gold, ld...
2022-02-14  Sergei Trofimovichmicroblaze: fix fsqrt collicion to build on glibc-2.35
2022-01-24  Nick CliftonUpdate Bulgarian, French, Romaniam and Ukranian transla...
2022-01-22  Nick CliftonChange version number to 2.38.50 and regenerate files
2022-01-22  Nick CliftonAdd markers for 2.38 branch
2022-01-17  Nick CliftonUpdate the config.guess and config.sub files from the...
2022-01-02  Alan ModraUpdate year range in copyright notice of binutils files
2021-12-02  Marcus NilssonAllow the --visualize-jumps feature to work with the...
2021-11-26  Andrew Burgessopcodes/riscv: add disassembler options support to...
2021-11-25  Nick CliftonFix building the AArch64 assembler and disassembler...
2021-11-25  Nick CliftonUpdated French translation for the opcodes directory.
2021-10-27  Maciej W. Rozyckiopcodes: Fix RPATH not being set for dynamic libbfd...
2021-09-27  Nick Alcockconfigure: regenerate in all projects that use libtool.m4
2021-09-25  Peter BergnerPowerPC: Enable mfppr mfppr32, mtppr and mtppr32 extend...
2021-09-20  Andrew Burgessriscv: print .2byte or .4byte before an unknown instruc...
2021-09-02  Nick CliftonFix the V850 assembler's generation of relocations...
2021-08-17  Shahab Vahediopcodes: Fix the auxiliary register numbers for ARC HS
2021-08-10  Nick CliftonUpdated Serbian and Russian translations for various...
2021-07-27  Chenghua XuCorrect gs264e bfd_mach in mips_arch_choices.
2021-07-07  Andreas KrebbelAdd changelog entries for last commit
2021-07-03  Nick CliftonUpdate version number and regenerate files
2021-07-03  Nick CliftonAdd markers for 2.37 branch
2021-07-02  Alan ModraRe: Fix minor NDS32 renaming snafu
2021-07-01  Mike Frysingercgen: split GUILE setting out
2021-07-01  Mike Frysingeropcodes: constify & local meps macros
2021-07-01  Mike Frysingeropcodes: cleanup nds32 variables
2021-07-01  Mike Frysingeropcodes: constify & localize z80 opcodes
2021-07-01  Mike Frysingeropcodes: constify & scope microblaze opcodes
2021-07-01  Mike Frysingeropcodes: constify aarch64_opcode_tables
2021-06-22  Andrew Burgessopcodes: make use of __builtin_popcount when available
2021-06-22  Alan Modrapicojava assembler and disassembler fixes
2021-06-19  Alan Modraubsan: vax: pointer overflow
2021-06-19  Alan ModraFix another strncpy warning
2021-06-17  Alan Modrapowerpc: move cell "or rx,rx,rx" hints
2021-06-03  Alan ModraPR1202, mcore disassembler: wrong address loopt
2021-06-02  Shahab Vahediarc: Construct disassembler options dynamically
2021-05-29  Alan ModraPowerPC table driven -Mraw disassembly
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Reorder legacy COP0, COP2, COP3 opcode...
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Accurately record coprocessor opcode...
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Remove DMFC3 and DMTC3 instructions
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Disassemble the RFE instruction
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Add legacy CP1 control register names
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Do not use CP0 register names for control...
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Add TX39 CP0 register names
2021-05-29  Maciej W. RozyckiMIPS/opcodes: Free up redundant `g' operand code
2021-05-29  Maciej W. RozyckimicroMIPS/opcodes: Refer FPRs rather than FCRs with...
2021-05-27  Peter BergnerPowerPC: Add new xxmr and xxlnot extended mnemonics
2021-05-25  Alan ModraRegen cris files
2021-05-24  Mike Frysingeropcodes: cris: move desc & opc files from sim/
2021-05-18  Job NoormanRISC-V: PR27814, Objdump crashes when disassembling...
2021-05-17  Alex Coplanarm: Fix bugs with MVE vmov from two GPRs to vector...
2021-05-11  Nick CliftonFix an illegal memory access when attempting to disasse...
2021-05-06  Stafford Horneor1k: Implement relocation R_OR1K_GOT_AHI16 for gotha()
2021-05-01  Max Filippovopcodes: xtensa: support branch visualization
2021-04-26  Jan Beulichx86: optimize LEA
2021-04-23  Max Filippovopcodes: xtensa: display loaded literal value
2021-04-23  Max Filippovopcodes: xtensa: improve literal output
next