]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/NEWS
Add markers for binutils 2.35 branch
[thirdparty/binutils-gdb.git] / gas / NEWS
CommitLineData
252b5132 1-*- text -*-
96a84ea3 2
b115b9fd
NC
3Changes in 2.35:
4
bbd19b19
L
5* X86 NaCl target support is removed.
6
6914be53
L
7* Extend .symver directive to update visibility of the original symbol
8 and assign one original symbol to different versioned symbols.
9
6e0e8b45
L
10* Add support for Intel SERIALIZE and TSXLDTRK instructions.
11
9e8f1c90
L
12* Add -mlfence-after-load=, -mlfence-before-indirect-branch= and
13 -mlfence-before-ret= options to x86 assembler to help mitigate
14 CVE-2020-0551.
15
5496f3c6
NC
16* Add --gdwarf-5 option to the assembler to generate DWARF 5 debug output
17 (if such output is being generated). Added the ability to generate
18 version 5 .debug_line sections.
19
251dae91
TC
20* Add -mbig-obj support to i386 MingW targets.
21
ae774686
NC
22Changes in 2.34:
23
5eb617a7
L
24* Add -malign-branch-boundary=NUM, -malign-branch=TYPE[+TYPE...],
25 -malign-branch-prefix-size=NUM and -mbranches-within-32B-boundaries
26 options to x86 assembler to align branches within a fixed boundary
27 with segment prefixes or NOPs.
28
6655dba2
SB
29* Add support for Zilog eZ80 and Zilog Z180 CPUs.
30
31* Add support for z80-elf target.
32
33* Add support for relocation of each byte or word of multibyte value to Z80
34 targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
35 with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
36
37* Add SDCC support for Z80 targets.
38
60391a25
PB
39Changes in 2.33:
40
7738ddb4
MM
41* Add support for the Arm Scalable Vector Extension version 2 (SVE2)
42 instructions.
43
44* Add support for the Arm Transactional Memory Extension (TME)
45 instructions.
46
514bbb0f
AV
47* Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
48 instructions.
49
b20d3859
BW
50* For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
51 LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
52 time option to set the default behavior. Set the default if the configure
53 option is not used to "no".
6f2117ba 54
546053ac
DZ
55* Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
56 processors.
57
58* Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
59 Cortex-A76AE, and Cortex-A77 processors.
60
b20d3859
BW
61* Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
62 floating point literals. Add .float16_format directive and
63 -mfp16-format=[ieee|alternative] option for Arm to control the format of the
64 encoding.
65
66f8b2cb
AB
66* Add --gdwarf-cie-version command line flag. This allows control over which
67 version of DWARF CIE the assembler creates.
68
f974f26c
NC
69Changes in 2.32:
70
03751133
L
71* Add -mvexwig=[0|1] option to x86 assembler to control encoding of
72 VEX.W-ignored (WIG) VEX instructions.
73
b4a3a7b4
L
74* Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
75 notes. Add a --enable-x86-used-note configure time option to set the
76 default behavior. Set the default if the configure option is not used
77 to "no".
78
a693765e
CX
79* Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
80
bdc6c06e
CX
81* Add support for the MIPS Loongson EXTensions (EXT) instructions.
82
716c08de
CX
83* Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
84
b8891f8d
AJ
85* Add support for the C-SKY processor series.
86
8095d2f7
CX
87* Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
88 ASE.
89
719d8288
NC
90Changes in 2.31:
91
fc6141f0
NC
92* The ADR and ADRL pseudo-instructions supported by the ARM assembler
93 now only set the bottom bit of the address of thumb function symbols
94 if the -mthumb-interwork command line option is active.
95
6f20c942
FS
96* Add support for the MIPS Global INValidate (GINV) ASE.
97
730c3174
SE
98* Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
99
7b4ae824
JD
100* Add support for the Freescale S12Z architecture.
101
0df8ad28
NC
102* Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
103 Build Attribute notes if none are present in the input sources. Add a
104 --enable-generate-build-notes=[yes|no] configure time option to set the
105 default behaviour. Set the default if the configure option is not used
106 to "no".
107
bd5dea88
L
108* Remove -mold-gcc command-line option for x86 targets.
109
b6f8c7c4
L
110* Add -O[2|s] command-line options to x86 assembler to enable alternate
111 shorter instruction encoding.
112
8f065d3b 113* Add support for .nops directive. It is currently supported only for
62a02d25
L
114 x86 targets.
115
9176ac5b
NC
116Changes in 2.30:
117
ba8826a8
AO
118* Add support for loaction views in DWARF debug line information.
119
55a09eb6
TG
120Changes in 2.29:
121
a91e1603
L
122* Add support for ELF SHF_GNU_MBIND.
123
f96bd6c2
PC
124* Add support for the WebAssembly file format and wasm32 ELF conversion.
125
7e0de605 126* PowerPC gas now checks that the correct register class is used in
ece5dcc1
AM
127 instructions. For instance, "addi %f4,%cr3,%r31" warns three times
128 that the registers are invalid.
7e0de605 129
93f11b16
DD
130* Add support for the Texas Instruments PRU processor.
131
0cda1e19
TP
132* Support for the ARMv8-R architecture and Cortex-R52 processor has been
133 added to the ARM port.
ced40572 134
9703a4ef
TG
135Changes in 2.28:
136
e23eba97
NC
137* Add support for the RISC-V architecture.
138
b19ea8d2 139* Add support for the ARM Cortex-M23 and Cortex-M33 processors.
ce1b0a45 140
96a84ea3
TG
141Changes in 2.27:
142
4e3e1fdf
L
143* Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
144
2edb36e7
NC
145* Add --no-pad-sections to stop the assembler from padding the end of output
146 sections up to their alignment boundary.
147
15afaa63
TP
148* Support for the ARMv8-M architecture has been added to the ARM port. Support
149 for the ARMv8-M Security and DSP Extensions has also been added to the ARM
150 port.
151
f36e33da
CZ
152* ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
153 .extCoreRegister pseudo-ops that allow an user to define custom
154 instructions, conditional codes, auxiliary and core registers.
155
b8871f35
L
156* Add a configure option --enable-elf-stt-common to decide whether ELF
157 assembler should generate common symbols with the STT_COMMON type by
158 default. Default to no.
159
a05a5b64 160* New command-line option --elf-stt-common= for ELF targets to control
b8871f35
L
161 whether to generate common symbols with the STT_COMMON type.
162
9fb71ee4
NC
163* Add ability to set section flags and types via numeric values for ELF
164 based targets.
81c23f82 165
0cb4071e
L
166* Add a configure option --enable-x86-relax-relocations to decide whether
167 x86 assembler should generate relax relocations by default. Default to
168 yes, except for x86 Solaris targets older than Solaris 12.
169
a05a5b64 170* New command-line option -mrelax-relocations= for x86 target to control
0cb4071e
L
171 whether to generate relax relocations.
172
a05a5b64 173* New command-line option -mfence-as-lock-add=yes for x86 target to encode
9d3fc4e1
L
174 lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
175
4670103e
CZ
176* Add assembly-time relaxation option for ARC cpus.
177
9004b6bd
AB
178* Add --with-cpu=TYPE configure option for ARC gas. This allows the default
179 cpu type to be adjusted at configure time.
180
7feec526
TG
181Changes in 2.26:
182
edeefb67
L
183* Add a configure option --enable-compressed-debug-sections={all,gas} to
184 decide whether DWARF debug sections should be compressed by default.
e12fe555 185
886a2506
NC
186* Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
187 assembler support for Argonaut RISC architectures.
188
d02603dc
NC
189* Symbol and label names can now be enclosed in double quotes (") which allows
190 them to contain characters that are not part of valid symbol names in high
191 level languages.
192
f33026a9
MW
193* Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
194 previous spelling, -march=armv6zk, is still accepted.
195
88f0ea34
MW
196* Support for the ARMv8.1 architecture has been added to the Aarch64 port.
197 Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
198 extensions has also been added to the Aarch64 port.
199
a5932920
MW
200* Support for the ARMv8.1 architecture has been added to the ARM port. Support
201 for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
202 been added to the ARM port.
203
ea556d25
L
204* Extend --compress-debug-sections option to support
205 --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
206 targets.
207
0d2b51ad
L
208* --compress-debug-sections is turned on for Linux/x86 by default.
209
c50415e2
TG
210Changes in 2.25:
211
f36e8886
BS
212* Add support for the AVR Tiny microcontrollers.
213
73589c9d
CS
214* Replace support for openrisc and or32 with support for or1k.
215
2e6976a8 216* Enhanced the ARM port to accept the assembler output from the CodeComposer
a05a5b64 217 Studio tool. Support is enabled via the new command-line option -mccs.
2e6976a8 218
35c08157
KLC
219* Add support for the Andes NDS32.
220
58ca03a2
TG
221Changes in 2.24:
222
13761a11
NC
223* Add support for the Texas Instruments MSP430X processor.
224
a05a5b64 225* Add -gdwarf-sections command-line option to enable per-code-section
b40bf0a2
NC
226 generation of DWARF .debug_line sections.
227
36591ba1
SL
228* Add support for Altera Nios II.
229
a3c62988
NC
230* Add support for the Imagination Technologies Meta processor.
231
5bf135a7
NC
232* Add support for the v850e3v5.
233
e8044f35
RS
234* Remove assembler support for MIPS ECOFF targets.
235
af18cb59
TG
236Changes in 2.23:
237
da2bb560
NC
238* Add support for the 64-bit ARM architecture: AArch64.
239
6927f982
NC
240* Add support for S12X processor.
241
b9c361e0
JL
242* Add support for the VLE extension to the PowerPC architecture.
243
f6c1a2d5
NC
244* Add support for the Freescale XGATE architecture.
245
fa94de6b
RM
246* Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
247 directives. These are currently available only for x86 and ARM targets.
248
99c513f6
DD
249* Add support for the Renesas RL78 architecture.
250
cfb8c092
NC
251* Add support for the Adapteva EPIPHANY architecture.
252
fe13e45b 253* For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
29c048b6 254
a7142d94
TG
255Changes in 2.22:
256
69f56ae1 257* Add support for the Tilera TILEPro and TILE-Gx architectures.
44f45767 258
90b3661c 259Changes in 2.21:
44f45767 260
5fec8599
L
261* Gas no longer requires doubling of ampersands in macros.
262
40b36596
JM
263* Add support for the TMS320C6000 (TI C6X) processor family.
264
31907d5e
DK
265* GAS now understands an extended syntax in the .section directive flags
266 for COFF targets that allows the section's alignment to be specified. This
267 feature has also been backported to the 2.20 release series, starting with
268 2.20.1.
269
c7927a3c
NC
270* Add support for the Renesas RX processor.
271
a05a5b64 272* New command-line option, --compress-debug-sections, which requests
700c4060
CC
273 compression of DWARF debug information sections in the relocatable output
274 file. Compressed debug sections are supported by readelf, objdump, and
275 gold, but not currently by Gnu ld.
276
81c23f82
TG
277Changes in 2.20:
278
1cd986c5
NC
279* Added support for v850e2 and v850e2v3.
280
3e7a7d11
NC
281* GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
282 pseudo op. It marks the symbol as being globally unique in the entire
283 process.
284
c921be7d
NC
285* ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
286 in binary rather than text.
6e33da12 287
c1711530
DK
288* Add support for common symbol alignment to PE formats.
289
92846e72
CC
290* Add support for the new discriminator column in the DWARF line table,
291 with a discriminator operand for the .loc directive.
292
c3b7224a
NC
293* Add support for Sunplus score architecture.
294
d8045f23
NC
295* The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
296 indicate that if the symbol is the target of a relocation, its value should
297 not be use. Instead the function should be invoked and its result used as
298 the value.
fa94de6b 299
84e94c90
NC
300* Add support for Lattice Mico32 (lm32) architecture.
301
fa94de6b 302* Add support for Xilinx MicroBlaze architecture.
caa03924 303
6e33da12
TG
304Changes in 2.19:
305
4f6d9c90
DJ
306* New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
307 tables without runtime relocation.
308
a05a5b64 309* New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
6fd4f6cc
DD
310 adds compatibility with H'00 style hex constants.
311
a05a5b64 312* New command-line option, -msse-check=[none|error|warning], for x86
daf50ae7
L
313 targets.
314
a05a5b64 315* New sub-option added to the assembler's -a command-line switch to
83f10cb2
NC
316 generate a listing output. The 'g' sub-option will insert into the listing
317 various information about the assembly, such as assembler version, the
a05a5b64 318 command-line options used, and a time stamp.
83f10cb2 319
a05a5b64 320* New command-line option -msse2avx for x86 target to encode SSE
c0f3af97
L
321 instructions with VEX prefix.
322
f1f8f695 323* Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
c0f3af97 324
a05a5b64 325* New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
ae40c993
L
326 -mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
327 -mnaked-reg and -mold-gcc, for x86 targets.
328
38a57ae7
NC
329* Support for generating wide character strings has been added via the new
330 pseudo ops: .string16, .string32 and .string64.
331
85f10a01
MM
332* Support for SSE5 has been added to the i386 port.
333
7c3d153f
NC
334Changes in 2.18:
335
ec2655a6
NC
336* The GAS sources are now released under the GPLv3.
337
3d3d428f
NC
338* Support for the National Semiconductor CR16 target has been added.
339
3f9ce309
AM
340* Added gas .reloc pseudo. This is a low-level interface for creating
341 relocations.
342
99ad8390
NC
343* Add support for x86_64 PE+ target.
344
1c0d3aa6 345* Add support for Score target.
83518699 346
ec2655a6
NC
347Changes in 2.17:
348
d70c5fc7
NC
349* Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
350
08333dc4
NS
351* Support for ms2 architecture has been added.
352
b7b8fb1d
NC
353* Support for the Z80 processor family has been added.
354
3e8a519c
MM
355* Add support for the "@<file>" syntax to the command line, so that extra
356 switches can be read from <file>.
357
a05a5b64 358* The SH target supports a new command-line switch --enable-reg-prefix which,
37dedf66
NC
359 if enabled, will allow register names to be optionally prefixed with a $
360 character. This allows register names to be distinguished from label names.
fa94de6b 361
6eaeac8a
JB
362* Macros with a variable number of arguments are now supported. See the
363 documentation for how this works.
364
4bdd3565
NC
365* Added --reduce-memory-overheads switch to reduce the size of the hash
366 tables used, at the expense of longer assembly times, and
367 --hash-size=<NUMBER> to set the size of the hash tables used by gas.
368
5e75c3ab
JB
369* Macro names and macro parameter names can now be any identifier that would
370 also be legal as a symbol elsewhere. For macro parameter names, this is
371 known to cause problems in certain sources when the respective target uses
372 characters inconsistently, and thus macro parameter references may no longer
373 be recognized as such (see the documentation for details).
fa94de6b 374
d2c5f73e
NC
375* Support the .f_floating, .d_floating, .g_floating and .h_floating directives
376 for the VAX target in order to be more compatible with the VAX MACRO
377 assembler.
378
a05a5b64 379* New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
8c2fda1d 380
957d91c1
NC
381Changes in 2.16:
382
fffeaa5f
JB
383* Redefinition of macros now results in an error.
384
a05a5b64 385* New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
91d777ee 386
a05a5b64 387* New command-line option -munwind-check=[warning|error] for IA64
970d6792
L
388 targets.
389
f1dab70d
JB
390* The IA64 port now uses automatic dependency violation removal as its default
391 mode.
392
7499d566
NC
393* Port to MAXQ processor contributed by HCL Tech.
394
7ed4c4c5
NC
395* Added support for generating unwind tables for ARM ELF targets.
396
a05a5b64 397* Add a -g command-line option to generate debug information in the target's
329e276d
NC
398 preferred debug format.
399
1fe1f39c
NC
400* Support for the crx-elf target added.
401
1a320fbb 402* Support for the sh-symbianelf target added.
1fe1f39c 403
0503b355
BF
404* Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
405 on pe[i]-i386; required for this target's DWARF 2 support.
406
6b6e92f4
NC
407* Support for Motorola MCF521x/5249/547x/548x added.
408
fd99574b
NC
409* Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
410 instrucitons.
411
a05a5b64 412* New command-line option -mno-shared for MIPS ELF targets.
aa6975fb 413
a05a5b64 414* New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
caa32fe5
NC
415 added to enter (and leave) alternate macro syntax mode.
416
0477af35
NC
417Changes in 2.15:
418
7a7f4e42
CD
419* The MIPS -membedded-pic option (Embedded-PIC code generation) is
420 deprecated and will be removed in a future release.
421
6edf0760
NC
422* Added PIC m32r Linux (ELF) and support to M32R assembler.
423
09d92015
MM
424* Added support for ARM V6.
425
88da98f3
MS
426* Added support for sh4a and variants.
427
eb764db8
NC
428* Support for Renesas M32R2 added.
429
88da98f3
MS
430* Limited support for Mapping Symbols as specified in the ARM ELF
431 specification has been added to the arm assembler.
ed769ec1 432
0bbf2aa4
NC
433* On ARM architectures, added a new gas directive ".unreq" that undoes
434 definitions created by ".req".
435
3e602632
NC
436* Support for Motorola ColdFire MCF528x added.
437
05da4302
NC
438* Added --gstabs+ switch to enable the generation of STABS debug format
439 information with GNU extensions.
fa94de6b 440
6a265366
CD
441* Added support for MIPS64 Release 2.
442
8ad30312
NC
443* Added support for v850e1.
444
12b55ccc
L
445* Added -n switch for x86 assembler. By default, x86 GAS replaces
446 multiple nop instructions used for alignment within code sections
447 with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
448 switch disables the optimization.
449
78849248
ILT
450* Removed -n option from MIPS assembler. It was not useful, and confused the
451 existing -non_shared option.
452
43c58ae6
CD
453Changes in 2.14:
454
69be0a2b
CD
455* Added support for MIPS32 Release 2.
456
e8fd7476
NC
457* Added support for Xtensa architecture.
458
e16bb312
NC
459* Support for Intel's iWMMXt processor (an ARM variant) added.
460
cce4814f
NC
461* An assembler test generator has been contributed and an example file that
462 uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
fa94de6b 463
5177500f
NC
464* Support for SH2E added.
465
fea17916
NC
466* GASP has now been removed.
467
004d9caf
NC
468* Support for Texas Instruments TMS320C4x and TMS320C3x series of
469 DSP's contributed by Michael Hayes and Svein E. Seldal.
fa94de6b 470
a40cbfa3
NC
471* Support for the Ubicom IP2xxx microcontroller added.
472
2cbb2eef
NC
473Changes in 2.13:
474
a40cbfa3
NC
475* Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
476 and FR500 included.
0ebb9a87 477
a40cbfa3 478* Support for DLX processor added.
52216602 479
a40cbfa3
NC
480* GASP has now been deprecated and will be removed in a future release. Use
481 the macro facilities in GAS instead.
3f965e60 482
a40cbfa3
NC
483* GASP now correctly parses floating point numbers. Unless the base is
484 explicitly specified, they are interpreted as decimal numbers regardless of
485 the currently specified base.
1ac57253 486
9a66911f
NC
487Changes in 2.12:
488
a40cbfa3 489* Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
49fda6c8 490
a40cbfa3 491* Support for the OpenRISC 32-bit embedded processor by OpenCores.
3b16e843 492
fa94de6b
RM
493* The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
494 specifying the target instruction set. The old method of specifying the
a40cbfa3
NC
495 target processor has been deprecated, but is still accepted for
496 compatibility.
03b1477f 497
a40cbfa3
NC
498* Support for the VFP floating-point instruction set has been added to
499 the ARM assembler.
252b5132 500
a40cbfa3
NC
501* New psuedo op: .incbin to include a set of binary data at a given point
502 in the assembly. Contributed by Anders Norlander.
7e005732 503
a40cbfa3
NC
504* The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
505 but still works for compatability.
ec68c924 506
fa94de6b 507* The MIPS assembler no longer issues a warning by default when it
a05a5b64 508 generates a nop instruction from a macro. The new command-line option
a40cbfa3 509 -n will turn on the warning.
63486801 510
2dac7317
JW
511Changes in 2.11:
512
500800ca
NC
513* Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
514
a40cbfa3 515* x86 gas now supports the full Pentium4 instruction set.
a167610d 516
a40cbfa3 517* Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
c0d8940f 518
a40cbfa3 519* Support for Motorola 68HC11 and 68HC12.
df86943d 520
a40cbfa3 521* Support for Texas Instruments TMS320C54x (tic54x).
39bec121 522
a40cbfa3 523* Support for IA-64.
2dac7317 524
a40cbfa3 525* Support for i860, by Jason Eckhardt.
22b36938 526
a40cbfa3 527* Support for CRIS (Axis Communications ETRAX series).
5bcac8a4 528
a40cbfa3 529* x86 gas has a new .arch pseudo op to specify the target CPU architecture.
a38cf1db 530
a05a5b64 531* x86 gas -q command-line option quietens warnings about register size changes
a40cbfa3
NC
532 due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
533 translating various deprecated floating point instructions.
a38cf1db 534
252b5132
RH
535Changes in 2.10:
536
a40cbfa3
NC
537* Support for the ARM msr instruction was changed to only allow an immediate
538 operand when altering the flags field.
d14442f4 539
a40cbfa3 540* Support for ATMEL AVR.
adde6300 541
a40cbfa3 542* Support for IBM 370 ELF. Somewhat experimental.
b5ebe70e 543
a40cbfa3 544* Support for numbers with suffixes.
3fd9f047 545
a40cbfa3 546* Added support for breaking to the end of repeat loops.
6a6987a9 547
a40cbfa3 548* Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
6a6987a9 549
a40cbfa3 550* New .elseif pseudo-op added.
3fd9f047 551
a40cbfa3 552* New --fatal-warnings option.
1f776aa5 553
a40cbfa3 554* picoJava architecture support added.
252b5132 555
a40cbfa3 556* Motorola MCore 210 processor support added.
041dd5a9 557
fa94de6b 558* A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
a40cbfa3 559 assembly programs with intel syntax.
252b5132 560
a40cbfa3 561* New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
252b5132 562
a40cbfa3 563* Added -gdwarf2 option to generate DWARF 2 debugging information.
041dd5a9 564
a40cbfa3 565* Full 16-bit mode support for i386.
252b5132 566
fa94de6b 567* Greatly improved instruction operand checking for i386. This change will
a40cbfa3
NC
568 produce errors or warnings on incorrect assembly code that previous versions
569 of gas accepted. If you get unexpected messages from code that worked with
570 older versions of gas, please double check the code before reporting a bug.
252b5132 571
a40cbfa3 572* Weak symbol support added for COFF targets.
252b5132 573
a40cbfa3 574* Mitsubishi D30V support added.
252b5132 575
a40cbfa3 576* Texas Instruments c80 (tms320c80) support added.
252b5132 577
a40cbfa3 578* i960 ELF support added.
bedf545c 579
a40cbfa3 580* ARM ELF support added.
a057431b 581
252b5132
RH
582Changes in 2.9:
583
a40cbfa3 584* Texas Instruments c30 (tms320c30) support added.
252b5132 585
fa94de6b 586* The assembler now optimizes the exception frame information generated by egcs
a40cbfa3 587 and gcc 2.8. The new --traditional-format option disables this optimization.
252b5132 588
a40cbfa3 589* Added --gstabs option to generate stabs debugging information.
252b5132 590
fa94de6b 591* The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
a40cbfa3 592 listing.
252b5132 593
a40cbfa3 594* Added -MD option to print dependencies.
252b5132
RH
595
596Changes in 2.8:
597
a40cbfa3 598* BeOS support added.
252b5132 599
a40cbfa3 600* MIPS16 support added.
252b5132 601
a40cbfa3 602* Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
252b5132 603
a40cbfa3 604* Alpha/VMS support added.
252b5132 605
a40cbfa3
NC
606* m68k options --base-size-default-16, --base-size-default-32,
607 --disp-size-default-16, and --disp-size-default-32 added.
252b5132 608
a40cbfa3
NC
609* The alignment directives now take an optional third argument, which is the
610 maximum number of bytes to skip. If doing the alignment would require
611 skipping more than the given number of bytes, the alignment is not done at
612 all.
252b5132 613
a40cbfa3 614* The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
252b5132 615
a40cbfa3
NC
616* The -a option takes a new suboption, c (e.g., -alc), to skip false
617 conditionals in listings.
252b5132 618
a40cbfa3
NC
619* Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
620 the symbol is already defined.
252b5132
RH
621
622Changes in 2.7:
623
a40cbfa3
NC
624* The PowerPC assembler now allows the use of symbolic register names (r0,
625 etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
626 can be used any time. PowerPC 860 move to/from SPR instructions have been
627 added.
252b5132 628
a40cbfa3 629* Alpha Linux (ELF) support added.
252b5132 630
a40cbfa3 631* PowerPC ELF support added.
252b5132 632
a40cbfa3 633* m68k Linux (ELF) support added.
252b5132 634
a40cbfa3 635* i960 Hx/Jx support added.
252b5132 636
a40cbfa3 637* i386/PowerPC gnu-win32 support added.
252b5132 638
a40cbfa3
NC
639* SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
640 default is to build COFF-only support. To get a set of tools that generate
fa94de6b 641 ELF (they'll understand both COFF and ELF), you must configure with
a40cbfa3 642 target=i386-unknown-sco3.2v5elf.
252b5132 643
a40cbfa3 644* m88k-motorola-sysv3* support added.
252b5132
RH
645
646Changes in 2.6:
647
a40cbfa3 648* Gas now directly supports macros, without requiring GASP.
252b5132 649
a40cbfa3
NC
650* Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
651 MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
652 ``.mri 0'' is seen; this can be convenient for inline assembler code.
252b5132 653
a40cbfa3 654* Added --defsym SYM=VALUE option.
252b5132 655
a40cbfa3 656* Added -mips4 support to MIPS assembler.
252b5132 657
a40cbfa3 658* Added PIC support to Solaris and SPARC SunOS 4 assembler.
252b5132
RH
659
660Changes in 2.4:
661
a40cbfa3 662* Converted this directory to use an autoconf-generated configure script.
252b5132 663
a40cbfa3 664* ARM support, from Richard Earnshaw.
252b5132 665
a40cbfa3
NC
666* Updated VMS support, from Pat Rankin, including considerably improved
667 debugging support.
252b5132 668
a40cbfa3 669* Support for the control registers in the 68060.
252b5132 670
a40cbfa3 671* Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
fa94de6b
RM
672 provide for possible future gcc changes, for targets where gas provides some
673 features not available in the native assembler. If the native assembler is
a40cbfa3 674 used, it should become obvious pretty quickly what the problem is.
252b5132 675
a40cbfa3 676* Usage message is available with "--help".
252b5132 677
fa94de6b 678* The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
a40cbfa3 679 also, but didn't get into the NEWS file.)
252b5132 680
a40cbfa3 681* Weak symbol support for a.out.
252b5132 682
fa94de6b 683* A bug in the listing code which could cause an infinite loop has been fixed.
a40cbfa3 684 Bugs in listings when generating a COFF object file have also been fixed.
252b5132 685
a40cbfa3
NC
686* Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
687 Paul Kranenburg.
252b5132 688
a40cbfa3
NC
689* Improved Alpha support. Immediate constants can have a much larger range
690 now. Support for the 21164 has been contributed by Digital.
252b5132 691
a40cbfa3 692* Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
252b5132
RH
693
694Changes in 2.3:
695
a40cbfa3 696* Mach i386 support, by David Mackenzie and Ken Raeburn.
252b5132 697
a40cbfa3 698* RS/6000 and PowerPC support by Ian Taylor.
252b5132 699
a40cbfa3
NC
700* VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
701 based on mail received from various people. The `-h#' option should work
702 again too.
252b5132 703
a40cbfa3 704* HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
fa94de6b 705 with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
a40cbfa3
NC
706 version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
707 this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
708 in the "dist" directory.
252b5132 709
a40cbfa3
NC
710* Vax support in gas fixed for BSD, so it builds and seems to run a couple
711 simple tests okay. I haven't put it through extensive testing. (GNU make is
712 currently required for BSD 4.3 builds.)
252b5132 713
fa94de6b 714* Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
a40cbfa3
NC
715 based on code donated by CMU, which used an a.out-based format. I'm afraid
716 the alpha-a.out support is pretty badly mangled, and much of it removed;
717 making it work will require rewriting it as BFD support for the format anyways.
252b5132 718
a40cbfa3 719* Irix 5 support.
252b5132 720
fa94de6b 721* The test suites have been fixed up a bit, so that they should work with a
a40cbfa3 722 couple different versions of expect and dejagnu.
252b5132 723
fa94de6b
RM
724* Symbols' values are now handled internally as expressions, permitting more
725 flexibility in evaluating them in some cases. Some details of relocation
a40cbfa3
NC
726 handling have also changed, and simple constant pool management has been
727 added, to make the Alpha port easier.
252b5132 728
a40cbfa3
NC
729* New option "--statistics" for printing out program run times. This is
730 intended to be used with the gcc "-Q" option, which prints out times spent in
731 various phases of compilation. (You should be able to get all of them
732 printed out with "gcc -Q -Wa,--statistics", I think.)
252b5132
RH
733
734Changes in 2.2:
735
a40cbfa3 736* RS/6000 AIX and MIPS SGI Irix 5 support has been added.
252b5132 737
fa94de6b
RM
738* Configurations that are still in development (and therefore are convenient to
739 have listed in configure.in) still get rejected without a minor change to
a40cbfa3
NC
740 gas/Makefile.in, so people not doing development work shouldn't get the
741 impression that support for such configurations is actually believed to be
742 reliable.
252b5132 743
fa94de6b 744* The program name (usually "as") is printed when a fatal error message is
a40cbfa3
NC
745 displayed. This should prevent some confusion about the source of occasional
746 messages about "internal errors".
252b5132 747
fa94de6b 748* ELF support is falling into place. Support for the 386 should be working.
a40cbfa3 749 Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
252b5132 750
a40cbfa3
NC
751* Symbol values are maintained as expressions instead of being immediately
752 boiled down to add-symbol, sub-symbol, and constant. This permits slightly
753 more complex calculations involving symbols whose values are not alreadey
754 known.
252b5132 755
a40cbfa3 756* DBX-style debugging info ("stabs") is now supported for COFF formats.
fa94de6b
RM
757 If any stabs directives are seen in the source, GAS will create two new
758 sections: a ".stab" and a ".stabstr" section. The format of the .stab
a40cbfa3
NC
759 section is nearly identical to the a.out symbol format, and .stabstr is
760 its string table. For this to be useful, you must have configured GCC
761 to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
762 that can use the stab sections (4.11 or later).
252b5132 763
fa94de6b 764* LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
a40cbfa3 765 support is in progress.
252b5132
RH
766
767Changes in 2.1:
768
fa94de6b 769* Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
a40cbfa3 770 incorporated, but not well tested yet.
252b5132 771
fa94de6b 772* Altered the opcode table split for m68k; it should require less VM to compile
a40cbfa3 773 with gcc now.
252b5132 774
a40cbfa3
NC
775* Some minor adjustments to add (Convergent Technologies') Miniframe support,
776 suggested by Ronald Cole.
252b5132 777
a40cbfa3
NC
778* HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
779 includes improved ELF support, which I've started adapting for SPARC Solaris
780 2.x. Integration isn't completely, so it probably won't work.
252b5132 781
a40cbfa3 782* HP9000/300 support, donated by HP, has been merged in.
252b5132 783
a40cbfa3 784* Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
252b5132 785
a40cbfa3 786* Better error messages for unsupported configurations (e.g., hppa-hpux).
252b5132 787
a40cbfa3 788* Test suite framework is starting to become reasonable.
252b5132
RH
789
790Changes in 2.0:
791
a40cbfa3 792* Mostly bug fixes.
252b5132 793
a40cbfa3 794* Some more merging of BFD and ELF code, but ELF still doesn't work.
252b5132
RH
795
796Changes in 1.94:
797
a40cbfa3
NC
798* BFD merge is partly done. Adventurous souls may try giving configure the
799 "--with-bfd-assembler" option. Currently, ELF format requires it, a.out
800 format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
801 or "solaris". (ELF isn't really supported yet. It needs work. I've got
802 some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
803 fully merged yet.)
252b5132 804
a40cbfa3
NC
805* The 68K opcode table has been split in half. It should now compile under gcc
806 without consuming ridiculous amounts of memory.
252b5132 807
a40cbfa3
NC
808* A couple data structures have been reduced in size. This should result in
809 saving a little bit of space at runtime.
252b5132 810
a40cbfa3
NC
811* Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
812 code provided ROSE format support, which I haven't merged in yet. (I can
813 make it available, if anyone wants to try it out.) Ralph's code, for BSD
814 4.4, supports a.out format. We don't have ECOFF support in just yet; it's
815 coming.
252b5132 816
a40cbfa3 817* Support for the Hitachi H8/500 has been added.
252b5132 818
a40cbfa3
NC
819* VMS host and target support should be working now, thanks chiefly to Eric
820 Youngdale.
252b5132
RH
821
822Changes in 1.93.01:
823
a40cbfa3 824* For m68k, support for more processors has been added: 68040, CPU32, 68851.
252b5132 825
a40cbfa3 826* For i386, .align is now power-of-two; was number-of-bytes.
252b5132 827
a40cbfa3
NC
828* For m68k, "%" is now accepted before register names. For COFF format, which
829 doesn't use underscore prefixes for C labels, it is required, so variable "a0"
830 can be distinguished from the register.
252b5132 831
a40cbfa3
NC
832* Last public release was 1.38. Lots of configuration changes since then, lots
833 of new CPUs and formats, lots of bugs fixed.
252b5132
RH
834
835\f
b3adc24a 836Copyright (C) 2012-2020 Free Software Foundation, Inc.
5bf135a7
NC
837
838Copying and distribution of this file, with or without modification,
839are permitted in any medium without royalty provided the copyright
840notice and this notice are preserved.
841
252b5132
RH
842Local variables:
843fill-column: 79
844End: