]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/NEWS
gdb/testsuite: add template for test cases
[thirdparty/binutils-gdb.git] / gas / NEWS
CommitLineData
252b5132 1-*- text -*-
6d96a594 2
58bf9b6a
L
3* Add support for Intel AVX VNNI instructions.
4
c1fa250a
LC
5* Add support for Intel HRESET instruction.
6
f64c42a9
LC
7* Add support for Intel UINTR instructions.
8
6d96a594
C
9* Support non-absolute segment values for i386 lcall and ljmp.
10
b71702f1
NC
11* When setting the link order attribute of ELF sections, it is now possible to
12 use a numeric section index instead of symbol name.
42c36b73 13
b71702f1
NC
14* Add support for Cortex-A78, Cortex-A78AE and Cortex-X1 for AArch64 and ARM.
15 Add support for Cortex-R82, Neoverse V1, and Neoverse N2 for ARM.
77718e5b 16
b71702f1 17* Add support for ETMv4 (Embedded Trace Macrocell), ETE (Embedded Trace
6278c6a6
PW
18 Extension), TRBE (Trace Buffer Extension), CSRE (Call Stack Recorder
19 Extension) and BRBE (Branch Record Buffer Extension) system registers for
20 AArch64.
c81946ef 21
8926e54e 22* Add support for Armv8-R and Armv8.7-A AArch64.
c81946ef 23
a984d94a 24* Add support for DSB memory nXS barrier, WFET and WFIT instruction for Armv8.7
82503ca7 25 AArch64.
fd195909 26
dd4a72c8 27* Add support for +csre feature for -march. Add CSR PDEC instruction for CSRE
e64441b1
PW
28 feature in AArch64.
29
30* Add support for +flagm feature for -march in Armv8.4 AArch64.
dd4a72c8 31
fd65497d
PW
32* Add support for +ls64 feature for -march in Armv8.7 AArch64. Add atomic
33 64-byte load/store instructions for this feature.
34
3f4ff088
PW
35* Add support for +pauth (Pointer Authentication) feature for -march in
36 AArch64.
37
81d54bb7 38* Add support for Intel TDX instructions.
96a84ea3 39
c4694f17
TG
40* Add support for Intel Key Locker instructions.
41
b1766e7c
NC
42* Added a .nop directive to generate a single no-op instruction in a target
43 neutral manner. This instruction does have an effect on DWARF line number
44 generation, if that is active.
45
a0522545
ML
46* Removed --reduce-memory-overheads and --hash-size as gas now
47 uses hash tables that can be expand and shrink automatically.
48
789198ca
L
49* Add {disp16} pseudo prefix to x86 assembler.
50
260cd341
LC
51* Add support for Intel AMX instructions.
52
939b95c7
L
53* Configure with --enable-x86-used-note by default for Linux/x86.
54
99fabbc9
JL
55* Add support for the SHF_GNU_RETAIN flag, which can be applied to
56 sections using the 'R' flag in the .section directive.
57 SHF_GNU_RETAIN specifies that the section should not be garbage
58 collected by the linker. It requires the GNU or FreeBSD ELF OSABIs.
59
b115b9fd
NC
60Changes in 2.35:
61
bbd19b19
L
62* X86 NaCl target support is removed.
63
6914be53
L
64* Extend .symver directive to update visibility of the original symbol
65 and assign one original symbol to different versioned symbols.
66
6e0e8b45
L
67* Add support for Intel SERIALIZE and TSXLDTRK instructions.
68
9e8f1c90
L
69* Add -mlfence-after-load=, -mlfence-before-indirect-branch= and
70 -mlfence-before-ret= options to x86 assembler to help mitigate
71 CVE-2020-0551.
72
5496f3c6
NC
73* Add --gdwarf-5 option to the assembler to generate DWARF 5 debug output
74 (if such output is being generated). Added the ability to generate
75 version 5 .debug_line sections.
76
251dae91
TC
77* Add -mbig-obj support to i386 MingW targets.
78
ae774686
NC
79Changes in 2.34:
80
5eb617a7
L
81* Add -malign-branch-boundary=NUM, -malign-branch=TYPE[+TYPE...],
82 -malign-branch-prefix-size=NUM and -mbranches-within-32B-boundaries
83 options to x86 assembler to align branches within a fixed boundary
84 with segment prefixes or NOPs.
85
6655dba2
SB
86* Add support for Zilog eZ80 and Zilog Z180 CPUs.
87
88* Add support for z80-elf target.
89
90* Add support for relocation of each byte or word of multibyte value to Z80
91 targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
92 with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
93
94* Add SDCC support for Z80 targets.
95
60391a25
PB
96Changes in 2.33:
97
7738ddb4
MM
98* Add support for the Arm Scalable Vector Extension version 2 (SVE2)
99 instructions.
100
101* Add support for the Arm Transactional Memory Extension (TME)
102 instructions.
103
514bbb0f
AV
104* Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
105 instructions.
106
b20d3859
BW
107* For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
108 LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
109 time option to set the default behavior. Set the default if the configure
110 option is not used to "no".
6f2117ba 111
546053ac
DZ
112* Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
113 processors.
114
115* Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
116 Cortex-A76AE, and Cortex-A77 processors.
117
b20d3859
BW
118* Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
119 floating point literals. Add .float16_format directive and
120 -mfp16-format=[ieee|alternative] option for Arm to control the format of the
121 encoding.
122
66f8b2cb
AB
123* Add --gdwarf-cie-version command line flag. This allows control over which
124 version of DWARF CIE the assembler creates.
125
f974f26c
NC
126Changes in 2.32:
127
03751133
L
128* Add -mvexwig=[0|1] option to x86 assembler to control encoding of
129 VEX.W-ignored (WIG) VEX instructions.
130
b4a3a7b4
L
131* Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
132 notes. Add a --enable-x86-used-note configure time option to set the
133 default behavior. Set the default if the configure option is not used
134 to "no".
135
a693765e
CX
136* Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
137
bdc6c06e
CX
138* Add support for the MIPS Loongson EXTensions (EXT) instructions.
139
716c08de
CX
140* Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
141
b8891f8d
AJ
142* Add support for the C-SKY processor series.
143
8095d2f7
CX
144* Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
145 ASE.
146
719d8288
NC
147Changes in 2.31:
148
fc6141f0
NC
149* The ADR and ADRL pseudo-instructions supported by the ARM assembler
150 now only set the bottom bit of the address of thumb function symbols
151 if the -mthumb-interwork command line option is active.
152
6f20c942
FS
153* Add support for the MIPS Global INValidate (GINV) ASE.
154
730c3174
SE
155* Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
156
7b4ae824
JD
157* Add support for the Freescale S12Z architecture.
158
0df8ad28
NC
159* Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
160 Build Attribute notes if none are present in the input sources. Add a
161 --enable-generate-build-notes=[yes|no] configure time option to set the
162 default behaviour. Set the default if the configure option is not used
163 to "no".
164
bd5dea88
L
165* Remove -mold-gcc command-line option for x86 targets.
166
b6f8c7c4
L
167* Add -O[2|s] command-line options to x86 assembler to enable alternate
168 shorter instruction encoding.
169
8f065d3b 170* Add support for .nops directive. It is currently supported only for
62a02d25
L
171 x86 targets.
172
9176ac5b
NC
173Changes in 2.30:
174
ba8826a8
AO
175* Add support for loaction views in DWARF debug line information.
176
55a09eb6
TG
177Changes in 2.29:
178
a91e1603
L
179* Add support for ELF SHF_GNU_MBIND.
180
f96bd6c2
PC
181* Add support for the WebAssembly file format and wasm32 ELF conversion.
182
7e0de605 183* PowerPC gas now checks that the correct register class is used in
ece5dcc1
AM
184 instructions. For instance, "addi %f4,%cr3,%r31" warns three times
185 that the registers are invalid.
7e0de605 186
93f11b16
DD
187* Add support for the Texas Instruments PRU processor.
188
0cda1e19
TP
189* Support for the ARMv8-R architecture and Cortex-R52 processor has been
190 added to the ARM port.
ced40572 191
9703a4ef
TG
192Changes in 2.28:
193
e23eba97
NC
194* Add support for the RISC-V architecture.
195
b19ea8d2 196* Add support for the ARM Cortex-M23 and Cortex-M33 processors.
ce1b0a45 197
96a84ea3
TG
198Changes in 2.27:
199
4e3e1fdf
L
200* Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
201
2edb36e7
NC
202* Add --no-pad-sections to stop the assembler from padding the end of output
203 sections up to their alignment boundary.
204
15afaa63
TP
205* Support for the ARMv8-M architecture has been added to the ARM port. Support
206 for the ARMv8-M Security and DSP Extensions has also been added to the ARM
207 port.
208
f36e33da
CZ
209* ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
210 .extCoreRegister pseudo-ops that allow an user to define custom
211 instructions, conditional codes, auxiliary and core registers.
212
b8871f35
L
213* Add a configure option --enable-elf-stt-common to decide whether ELF
214 assembler should generate common symbols with the STT_COMMON type by
215 default. Default to no.
216
a05a5b64 217* New command-line option --elf-stt-common= for ELF targets to control
b8871f35
L
218 whether to generate common symbols with the STT_COMMON type.
219
9fb71ee4
NC
220* Add ability to set section flags and types via numeric values for ELF
221 based targets.
81c23f82 222
0cb4071e
L
223* Add a configure option --enable-x86-relax-relocations to decide whether
224 x86 assembler should generate relax relocations by default. Default to
225 yes, except for x86 Solaris targets older than Solaris 12.
226
a05a5b64 227* New command-line option -mrelax-relocations= for x86 target to control
0cb4071e
L
228 whether to generate relax relocations.
229
a05a5b64 230* New command-line option -mfence-as-lock-add=yes for x86 target to encode
9d3fc4e1
L
231 lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
232
4670103e
CZ
233* Add assembly-time relaxation option for ARC cpus.
234
9004b6bd
AB
235* Add --with-cpu=TYPE configure option for ARC gas. This allows the default
236 cpu type to be adjusted at configure time.
237
7feec526
TG
238Changes in 2.26:
239
edeefb67
L
240* Add a configure option --enable-compressed-debug-sections={all,gas} to
241 decide whether DWARF debug sections should be compressed by default.
e12fe555 242
886a2506
NC
243* Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
244 assembler support for Argonaut RISC architectures.
245
d02603dc
NC
246* Symbol and label names can now be enclosed in double quotes (") which allows
247 them to contain characters that are not part of valid symbol names in high
248 level languages.
249
f33026a9
MW
250* Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
251 previous spelling, -march=armv6zk, is still accepted.
252
88f0ea34
MW
253* Support for the ARMv8.1 architecture has been added to the Aarch64 port.
254 Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
255 extensions has also been added to the Aarch64 port.
256
a5932920
MW
257* Support for the ARMv8.1 architecture has been added to the ARM port. Support
258 for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
259 been added to the ARM port.
260
ea556d25
L
261* Extend --compress-debug-sections option to support
262 --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
263 targets.
264
0d2b51ad
L
265* --compress-debug-sections is turned on for Linux/x86 by default.
266
c50415e2
TG
267Changes in 2.25:
268
f36e8886
BS
269* Add support for the AVR Tiny microcontrollers.
270
73589c9d
CS
271* Replace support for openrisc and or32 with support for or1k.
272
2e6976a8 273* Enhanced the ARM port to accept the assembler output from the CodeComposer
a05a5b64 274 Studio tool. Support is enabled via the new command-line option -mccs.
2e6976a8 275
35c08157
KLC
276* Add support for the Andes NDS32.
277
58ca03a2
TG
278Changes in 2.24:
279
13761a11
NC
280* Add support for the Texas Instruments MSP430X processor.
281
a05a5b64 282* Add -gdwarf-sections command-line option to enable per-code-section
b40bf0a2
NC
283 generation of DWARF .debug_line sections.
284
36591ba1
SL
285* Add support for Altera Nios II.
286
a3c62988
NC
287* Add support for the Imagination Technologies Meta processor.
288
5bf135a7
NC
289* Add support for the v850e3v5.
290
e8044f35
RS
291* Remove assembler support for MIPS ECOFF targets.
292
af18cb59
TG
293Changes in 2.23:
294
da2bb560
NC
295* Add support for the 64-bit ARM architecture: AArch64.
296
6927f982
NC
297* Add support for S12X processor.
298
b9c361e0
JL
299* Add support for the VLE extension to the PowerPC architecture.
300
f6c1a2d5
NC
301* Add support for the Freescale XGATE architecture.
302
fa94de6b
RM
303* Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
304 directives. These are currently available only for x86 and ARM targets.
305
99c513f6
DD
306* Add support for the Renesas RL78 architecture.
307
cfb8c092
NC
308* Add support for the Adapteva EPIPHANY architecture.
309
fe13e45b 310* For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
29c048b6 311
a7142d94
TG
312Changes in 2.22:
313
69f56ae1 314* Add support for the Tilera TILEPro and TILE-Gx architectures.
44f45767 315
90b3661c 316Changes in 2.21:
44f45767 317
5fec8599
L
318* Gas no longer requires doubling of ampersands in macros.
319
40b36596
JM
320* Add support for the TMS320C6000 (TI C6X) processor family.
321
31907d5e
DK
322* GAS now understands an extended syntax in the .section directive flags
323 for COFF targets that allows the section's alignment to be specified. This
324 feature has also been backported to the 2.20 release series, starting with
325 2.20.1.
326
c7927a3c
NC
327* Add support for the Renesas RX processor.
328
a05a5b64 329* New command-line option, --compress-debug-sections, which requests
700c4060
CC
330 compression of DWARF debug information sections in the relocatable output
331 file. Compressed debug sections are supported by readelf, objdump, and
332 gold, but not currently by Gnu ld.
333
81c23f82
TG
334Changes in 2.20:
335
1cd986c5
NC
336* Added support for v850e2 and v850e2v3.
337
3e7a7d11
NC
338* GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
339 pseudo op. It marks the symbol as being globally unique in the entire
340 process.
341
c921be7d
NC
342* ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
343 in binary rather than text.
6e33da12 344
c1711530
DK
345* Add support for common symbol alignment to PE formats.
346
92846e72
CC
347* Add support for the new discriminator column in the DWARF line table,
348 with a discriminator operand for the .loc directive.
349
c3b7224a
NC
350* Add support for Sunplus score architecture.
351
d8045f23
NC
352* The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
353 indicate that if the symbol is the target of a relocation, its value should
354 not be use. Instead the function should be invoked and its result used as
355 the value.
fa94de6b 356
84e94c90
NC
357* Add support for Lattice Mico32 (lm32) architecture.
358
fa94de6b 359* Add support for Xilinx MicroBlaze architecture.
caa03924 360
6e33da12
TG
361Changes in 2.19:
362
4f6d9c90
DJ
363* New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
364 tables without runtime relocation.
365
a05a5b64 366* New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
6fd4f6cc
DD
367 adds compatibility with H'00 style hex constants.
368
a05a5b64 369* New command-line option, -msse-check=[none|error|warning], for x86
daf50ae7
L
370 targets.
371
a05a5b64 372* New sub-option added to the assembler's -a command-line switch to
83f10cb2
NC
373 generate a listing output. The 'g' sub-option will insert into the listing
374 various information about the assembly, such as assembler version, the
a05a5b64 375 command-line options used, and a time stamp.
83f10cb2 376
a05a5b64 377* New command-line option -msse2avx for x86 target to encode SSE
c0f3af97
L
378 instructions with VEX prefix.
379
f1f8f695 380* Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
c0f3af97 381
a05a5b64 382* New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
ae40c993
L
383 -mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
384 -mnaked-reg and -mold-gcc, for x86 targets.
385
38a57ae7
NC
386* Support for generating wide character strings has been added via the new
387 pseudo ops: .string16, .string32 and .string64.
388
85f10a01
MM
389* Support for SSE5 has been added to the i386 port.
390
7c3d153f
NC
391Changes in 2.18:
392
ec2655a6
NC
393* The GAS sources are now released under the GPLv3.
394
3d3d428f
NC
395* Support for the National Semiconductor CR16 target has been added.
396
3f9ce309
AM
397* Added gas .reloc pseudo. This is a low-level interface for creating
398 relocations.
399
99ad8390
NC
400* Add support for x86_64 PE+ target.
401
1c0d3aa6 402* Add support for Score target.
83518699 403
ec2655a6
NC
404Changes in 2.17:
405
d70c5fc7
NC
406* Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
407
08333dc4
NS
408* Support for ms2 architecture has been added.
409
b7b8fb1d
NC
410* Support for the Z80 processor family has been added.
411
3e8a519c
MM
412* Add support for the "@<file>" syntax to the command line, so that extra
413 switches can be read from <file>.
414
a05a5b64 415* The SH target supports a new command-line switch --enable-reg-prefix which,
37dedf66
NC
416 if enabled, will allow register names to be optionally prefixed with a $
417 character. This allows register names to be distinguished from label names.
fa94de6b 418
6eaeac8a
JB
419* Macros with a variable number of arguments are now supported. See the
420 documentation for how this works.
421
4bdd3565
NC
422* Added --reduce-memory-overheads switch to reduce the size of the hash
423 tables used, at the expense of longer assembly times, and
424 --hash-size=<NUMBER> to set the size of the hash tables used by gas.
425
5e75c3ab
JB
426* Macro names and macro parameter names can now be any identifier that would
427 also be legal as a symbol elsewhere. For macro parameter names, this is
428 known to cause problems in certain sources when the respective target uses
429 characters inconsistently, and thus macro parameter references may no longer
430 be recognized as such (see the documentation for details).
fa94de6b 431
d2c5f73e
NC
432* Support the .f_floating, .d_floating, .g_floating and .h_floating directives
433 for the VAX target in order to be more compatible with the VAX MACRO
434 assembler.
435
a05a5b64 436* New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
8c2fda1d 437
957d91c1
NC
438Changes in 2.16:
439
fffeaa5f
JB
440* Redefinition of macros now results in an error.
441
a05a5b64 442* New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
91d777ee 443
a05a5b64 444* New command-line option -munwind-check=[warning|error] for IA64
970d6792
L
445 targets.
446
f1dab70d
JB
447* The IA64 port now uses automatic dependency violation removal as its default
448 mode.
449
7499d566
NC
450* Port to MAXQ processor contributed by HCL Tech.
451
7ed4c4c5
NC
452* Added support for generating unwind tables for ARM ELF targets.
453
a05a5b64 454* Add a -g command-line option to generate debug information in the target's
329e276d
NC
455 preferred debug format.
456
1fe1f39c
NC
457* Support for the crx-elf target added.
458
1a320fbb 459* Support for the sh-symbianelf target added.
1fe1f39c 460
0503b355
BF
461* Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
462 on pe[i]-i386; required for this target's DWARF 2 support.
463
6b6e92f4
NC
464* Support for Motorola MCF521x/5249/547x/548x added.
465
fd99574b
NC
466* Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
467 instrucitons.
468
a05a5b64 469* New command-line option -mno-shared for MIPS ELF targets.
aa6975fb 470
a05a5b64 471* New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
caa32fe5
NC
472 added to enter (and leave) alternate macro syntax mode.
473
0477af35
NC
474Changes in 2.15:
475
7a7f4e42
CD
476* The MIPS -membedded-pic option (Embedded-PIC code generation) is
477 deprecated and will be removed in a future release.
478
6edf0760
NC
479* Added PIC m32r Linux (ELF) and support to M32R assembler.
480
09d92015
MM
481* Added support for ARM V6.
482
88da98f3
MS
483* Added support for sh4a and variants.
484
eb764db8
NC
485* Support for Renesas M32R2 added.
486
88da98f3
MS
487* Limited support for Mapping Symbols as specified in the ARM ELF
488 specification has been added to the arm assembler.
ed769ec1 489
0bbf2aa4
NC
490* On ARM architectures, added a new gas directive ".unreq" that undoes
491 definitions created by ".req".
492
3e602632
NC
493* Support for Motorola ColdFire MCF528x added.
494
05da4302
NC
495* Added --gstabs+ switch to enable the generation of STABS debug format
496 information with GNU extensions.
fa94de6b 497
6a265366
CD
498* Added support for MIPS64 Release 2.
499
8ad30312
NC
500* Added support for v850e1.
501
12b55ccc
L
502* Added -n switch for x86 assembler. By default, x86 GAS replaces
503 multiple nop instructions used for alignment within code sections
504 with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
505 switch disables the optimization.
506
78849248
ILT
507* Removed -n option from MIPS assembler. It was not useful, and confused the
508 existing -non_shared option.
509
43c58ae6
CD
510Changes in 2.14:
511
69be0a2b
CD
512* Added support for MIPS32 Release 2.
513
e8fd7476
NC
514* Added support for Xtensa architecture.
515
e16bb312
NC
516* Support for Intel's iWMMXt processor (an ARM variant) added.
517
cce4814f
NC
518* An assembler test generator has been contributed and an example file that
519 uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
fa94de6b 520
5177500f
NC
521* Support for SH2E added.
522
fea17916
NC
523* GASP has now been removed.
524
004d9caf
NC
525* Support for Texas Instruments TMS320C4x and TMS320C3x series of
526 DSP's contributed by Michael Hayes and Svein E. Seldal.
fa94de6b 527
a40cbfa3
NC
528* Support for the Ubicom IP2xxx microcontroller added.
529
2cbb2eef
NC
530Changes in 2.13:
531
a40cbfa3
NC
532* Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
533 and FR500 included.
0ebb9a87 534
a40cbfa3 535* Support for DLX processor added.
52216602 536
a40cbfa3
NC
537* GASP has now been deprecated and will be removed in a future release. Use
538 the macro facilities in GAS instead.
3f965e60 539
a40cbfa3
NC
540* GASP now correctly parses floating point numbers. Unless the base is
541 explicitly specified, they are interpreted as decimal numbers regardless of
542 the currently specified base.
1ac57253 543
9a66911f
NC
544Changes in 2.12:
545
a40cbfa3 546* Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
49fda6c8 547
a40cbfa3 548* Support for the OpenRISC 32-bit embedded processor by OpenCores.
3b16e843 549
fa94de6b
RM
550* The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
551 specifying the target instruction set. The old method of specifying the
a40cbfa3
NC
552 target processor has been deprecated, but is still accepted for
553 compatibility.
03b1477f 554
a40cbfa3
NC
555* Support for the VFP floating-point instruction set has been added to
556 the ARM assembler.
252b5132 557
a40cbfa3
NC
558* New psuedo op: .incbin to include a set of binary data at a given point
559 in the assembly. Contributed by Anders Norlander.
7e005732 560
a40cbfa3
NC
561* The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
562 but still works for compatability.
ec68c924 563
fa94de6b 564* The MIPS assembler no longer issues a warning by default when it
a05a5b64 565 generates a nop instruction from a macro. The new command-line option
a40cbfa3 566 -n will turn on the warning.
63486801 567
2dac7317
JW
568Changes in 2.11:
569
500800ca
NC
570* Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
571
a40cbfa3 572* x86 gas now supports the full Pentium4 instruction set.
a167610d 573
a40cbfa3 574* Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
c0d8940f 575
a40cbfa3 576* Support for Motorola 68HC11 and 68HC12.
df86943d 577
a40cbfa3 578* Support for Texas Instruments TMS320C54x (tic54x).
39bec121 579
a40cbfa3 580* Support for IA-64.
2dac7317 581
a40cbfa3 582* Support for i860, by Jason Eckhardt.
22b36938 583
a40cbfa3 584* Support for CRIS (Axis Communications ETRAX series).
5bcac8a4 585
a40cbfa3 586* x86 gas has a new .arch pseudo op to specify the target CPU architecture.
a38cf1db 587
a05a5b64 588* x86 gas -q command-line option quietens warnings about register size changes
a40cbfa3
NC
589 due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
590 translating various deprecated floating point instructions.
a38cf1db 591
252b5132
RH
592Changes in 2.10:
593
a40cbfa3
NC
594* Support for the ARM msr instruction was changed to only allow an immediate
595 operand when altering the flags field.
d14442f4 596
a40cbfa3 597* Support for ATMEL AVR.
adde6300 598
a40cbfa3 599* Support for IBM 370 ELF. Somewhat experimental.
b5ebe70e 600
a40cbfa3 601* Support for numbers with suffixes.
3fd9f047 602
a40cbfa3 603* Added support for breaking to the end of repeat loops.
6a6987a9 604
a40cbfa3 605* Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
6a6987a9 606
a40cbfa3 607* New .elseif pseudo-op added.
3fd9f047 608
a40cbfa3 609* New --fatal-warnings option.
1f776aa5 610
a40cbfa3 611* picoJava architecture support added.
252b5132 612
a40cbfa3 613* Motorola MCore 210 processor support added.
041dd5a9 614
fa94de6b 615* A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
a40cbfa3 616 assembly programs with intel syntax.
252b5132 617
a40cbfa3 618* New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
252b5132 619
a40cbfa3 620* Added -gdwarf2 option to generate DWARF 2 debugging information.
041dd5a9 621
a40cbfa3 622* Full 16-bit mode support for i386.
252b5132 623
fa94de6b 624* Greatly improved instruction operand checking for i386. This change will
a40cbfa3
NC
625 produce errors or warnings on incorrect assembly code that previous versions
626 of gas accepted. If you get unexpected messages from code that worked with
627 older versions of gas, please double check the code before reporting a bug.
252b5132 628
a40cbfa3 629* Weak symbol support added for COFF targets.
252b5132 630
a40cbfa3 631* Mitsubishi D30V support added.
252b5132 632
a40cbfa3 633* Texas Instruments c80 (tms320c80) support added.
252b5132 634
a40cbfa3 635* i960 ELF support added.
bedf545c 636
a40cbfa3 637* ARM ELF support added.
a057431b 638
252b5132
RH
639Changes in 2.9:
640
a40cbfa3 641* Texas Instruments c30 (tms320c30) support added.
252b5132 642
fa94de6b 643* The assembler now optimizes the exception frame information generated by egcs
a40cbfa3 644 and gcc 2.8. The new --traditional-format option disables this optimization.
252b5132 645
a40cbfa3 646* Added --gstabs option to generate stabs debugging information.
252b5132 647
fa94de6b 648* The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
a40cbfa3 649 listing.
252b5132 650
a40cbfa3 651* Added -MD option to print dependencies.
252b5132
RH
652
653Changes in 2.8:
654
a40cbfa3 655* BeOS support added.
252b5132 656
a40cbfa3 657* MIPS16 support added.
252b5132 658
a40cbfa3 659* Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
252b5132 660
a40cbfa3 661* Alpha/VMS support added.
252b5132 662
a40cbfa3
NC
663* m68k options --base-size-default-16, --base-size-default-32,
664 --disp-size-default-16, and --disp-size-default-32 added.
252b5132 665
a40cbfa3
NC
666* The alignment directives now take an optional third argument, which is the
667 maximum number of bytes to skip. If doing the alignment would require
668 skipping more than the given number of bytes, the alignment is not done at
669 all.
252b5132 670
a40cbfa3 671* The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
252b5132 672
a40cbfa3
NC
673* The -a option takes a new suboption, c (e.g., -alc), to skip false
674 conditionals in listings.
252b5132 675
a40cbfa3
NC
676* Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
677 the symbol is already defined.
252b5132
RH
678
679Changes in 2.7:
680
a40cbfa3
NC
681* The PowerPC assembler now allows the use of symbolic register names (r0,
682 etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
683 can be used any time. PowerPC 860 move to/from SPR instructions have been
684 added.
252b5132 685
a40cbfa3 686* Alpha Linux (ELF) support added.
252b5132 687
a40cbfa3 688* PowerPC ELF support added.
252b5132 689
a40cbfa3 690* m68k Linux (ELF) support added.
252b5132 691
a40cbfa3 692* i960 Hx/Jx support added.
252b5132 693
a40cbfa3 694* i386/PowerPC gnu-win32 support added.
252b5132 695
a40cbfa3
NC
696* SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
697 default is to build COFF-only support. To get a set of tools that generate
fa94de6b 698 ELF (they'll understand both COFF and ELF), you must configure with
a40cbfa3 699 target=i386-unknown-sco3.2v5elf.
252b5132 700
a40cbfa3 701* m88k-motorola-sysv3* support added.
252b5132
RH
702
703Changes in 2.6:
704
a40cbfa3 705* Gas now directly supports macros, without requiring GASP.
252b5132 706
a40cbfa3
NC
707* Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
708 MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
709 ``.mri 0'' is seen; this can be convenient for inline assembler code.
252b5132 710
a40cbfa3 711* Added --defsym SYM=VALUE option.
252b5132 712
a40cbfa3 713* Added -mips4 support to MIPS assembler.
252b5132 714
a40cbfa3 715* Added PIC support to Solaris and SPARC SunOS 4 assembler.
252b5132
RH
716
717Changes in 2.4:
718
a40cbfa3 719* Converted this directory to use an autoconf-generated configure script.
252b5132 720
a40cbfa3 721* ARM support, from Richard Earnshaw.
252b5132 722
a40cbfa3
NC
723* Updated VMS support, from Pat Rankin, including considerably improved
724 debugging support.
252b5132 725
a40cbfa3 726* Support for the control registers in the 68060.
252b5132 727
a40cbfa3 728* Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
fa94de6b
RM
729 provide for possible future gcc changes, for targets where gas provides some
730 features not available in the native assembler. If the native assembler is
a40cbfa3 731 used, it should become obvious pretty quickly what the problem is.
252b5132 732
a40cbfa3 733* Usage message is available with "--help".
252b5132 734
fa94de6b 735* The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
a40cbfa3 736 also, but didn't get into the NEWS file.)
252b5132 737
a40cbfa3 738* Weak symbol support for a.out.
252b5132 739
fa94de6b 740* A bug in the listing code which could cause an infinite loop has been fixed.
a40cbfa3 741 Bugs in listings when generating a COFF object file have also been fixed.
252b5132 742
a40cbfa3
NC
743* Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
744 Paul Kranenburg.
252b5132 745
a40cbfa3
NC
746* Improved Alpha support. Immediate constants can have a much larger range
747 now. Support for the 21164 has been contributed by Digital.
252b5132 748
a40cbfa3 749* Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
252b5132
RH
750
751Changes in 2.3:
752
a40cbfa3 753* Mach i386 support, by David Mackenzie and Ken Raeburn.
252b5132 754
a40cbfa3 755* RS/6000 and PowerPC support by Ian Taylor.
252b5132 756
a40cbfa3
NC
757* VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
758 based on mail received from various people. The `-h#' option should work
759 again too.
252b5132 760
a40cbfa3 761* HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
fa94de6b 762 with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
a40cbfa3
NC
763 version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
764 this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
765 in the "dist" directory.
252b5132 766
a40cbfa3
NC
767* Vax support in gas fixed for BSD, so it builds and seems to run a couple
768 simple tests okay. I haven't put it through extensive testing. (GNU make is
769 currently required for BSD 4.3 builds.)
252b5132 770
fa94de6b 771* Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
a40cbfa3
NC
772 based on code donated by CMU, which used an a.out-based format. I'm afraid
773 the alpha-a.out support is pretty badly mangled, and much of it removed;
774 making it work will require rewriting it as BFD support for the format anyways.
252b5132 775
a40cbfa3 776* Irix 5 support.
252b5132 777
fa94de6b 778* The test suites have been fixed up a bit, so that they should work with a
a40cbfa3 779 couple different versions of expect and dejagnu.
252b5132 780
fa94de6b
RM
781* Symbols' values are now handled internally as expressions, permitting more
782 flexibility in evaluating them in some cases. Some details of relocation
a40cbfa3
NC
783 handling have also changed, and simple constant pool management has been
784 added, to make the Alpha port easier.
252b5132 785
a40cbfa3
NC
786* New option "--statistics" for printing out program run times. This is
787 intended to be used with the gcc "-Q" option, which prints out times spent in
788 various phases of compilation. (You should be able to get all of them
789 printed out with "gcc -Q -Wa,--statistics", I think.)
252b5132
RH
790
791Changes in 2.2:
792
a40cbfa3 793* RS/6000 AIX and MIPS SGI Irix 5 support has been added.
252b5132 794
fa94de6b
RM
795* Configurations that are still in development (and therefore are convenient to
796 have listed in configure.in) still get rejected without a minor change to
a40cbfa3
NC
797 gas/Makefile.in, so people not doing development work shouldn't get the
798 impression that support for such configurations is actually believed to be
799 reliable.
252b5132 800
fa94de6b 801* The program name (usually "as") is printed when a fatal error message is
a40cbfa3
NC
802 displayed. This should prevent some confusion about the source of occasional
803 messages about "internal errors".
252b5132 804
fa94de6b 805* ELF support is falling into place. Support for the 386 should be working.
a40cbfa3 806 Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
252b5132 807
a40cbfa3
NC
808* Symbol values are maintained as expressions instead of being immediately
809 boiled down to add-symbol, sub-symbol, and constant. This permits slightly
810 more complex calculations involving symbols whose values are not alreadey
811 known.
252b5132 812
a40cbfa3 813* DBX-style debugging info ("stabs") is now supported for COFF formats.
fa94de6b
RM
814 If any stabs directives are seen in the source, GAS will create two new
815 sections: a ".stab" and a ".stabstr" section. The format of the .stab
a40cbfa3
NC
816 section is nearly identical to the a.out symbol format, and .stabstr is
817 its string table. For this to be useful, you must have configured GCC
818 to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
819 that can use the stab sections (4.11 or later).
252b5132 820
fa94de6b 821* LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
a40cbfa3 822 support is in progress.
252b5132
RH
823
824Changes in 2.1:
825
fa94de6b 826* Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
a40cbfa3 827 incorporated, but not well tested yet.
252b5132 828
fa94de6b 829* Altered the opcode table split for m68k; it should require less VM to compile
a40cbfa3 830 with gcc now.
252b5132 831
a40cbfa3
NC
832* Some minor adjustments to add (Convergent Technologies') Miniframe support,
833 suggested by Ronald Cole.
252b5132 834
a40cbfa3
NC
835* HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
836 includes improved ELF support, which I've started adapting for SPARC Solaris
837 2.x. Integration isn't completely, so it probably won't work.
252b5132 838
a40cbfa3 839* HP9000/300 support, donated by HP, has been merged in.
252b5132 840
a40cbfa3 841* Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
252b5132 842
a40cbfa3 843* Better error messages for unsupported configurations (e.g., hppa-hpux).
252b5132 844
a40cbfa3 845* Test suite framework is starting to become reasonable.
252b5132
RH
846
847Changes in 2.0:
848
a40cbfa3 849* Mostly bug fixes.
252b5132 850
a40cbfa3 851* Some more merging of BFD and ELF code, but ELF still doesn't work.
252b5132
RH
852
853Changes in 1.94:
854
a40cbfa3
NC
855* BFD merge is partly done. Adventurous souls may try giving configure the
856 "--with-bfd-assembler" option. Currently, ELF format requires it, a.out
857 format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
858 or "solaris". (ELF isn't really supported yet. It needs work. I've got
859 some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
860 fully merged yet.)
252b5132 861
a40cbfa3
NC
862* The 68K opcode table has been split in half. It should now compile under gcc
863 without consuming ridiculous amounts of memory.
252b5132 864
a40cbfa3
NC
865* A couple data structures have been reduced in size. This should result in
866 saving a little bit of space at runtime.
252b5132 867
a40cbfa3
NC
868* Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
869 code provided ROSE format support, which I haven't merged in yet. (I can
870 make it available, if anyone wants to try it out.) Ralph's code, for BSD
871 4.4, supports a.out format. We don't have ECOFF support in just yet; it's
872 coming.
252b5132 873
a40cbfa3 874* Support for the Hitachi H8/500 has been added.
252b5132 875
a40cbfa3
NC
876* VMS host and target support should be working now, thanks chiefly to Eric
877 Youngdale.
252b5132
RH
878
879Changes in 1.93.01:
880
a40cbfa3 881* For m68k, support for more processors has been added: 68040, CPU32, 68851.
252b5132 882
a40cbfa3 883* For i386, .align is now power-of-two; was number-of-bytes.
252b5132 884
a40cbfa3
NC
885* For m68k, "%" is now accepted before register names. For COFF format, which
886 doesn't use underscore prefixes for C labels, it is required, so variable "a0"
887 can be distinguished from the register.
252b5132 888
a40cbfa3
NC
889* Last public release was 1.38. Lots of configuration changes since then, lots
890 of new CPUs and formats, lots of bugs fixed.
252b5132
RH
891
892\f
b3adc24a 893Copyright (C) 2012-2020 Free Software Foundation, Inc.
5bf135a7
NC
894
895Copying and distribution of this file, with or without modification,
896are permitted in any medium without royalty provided the copyright
897notice and this notice are preserved.
898
252b5132
RH
899Local variables:
900fill-column: 79
901End: