]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gas/NEWS
aarch64: Add support for Neoverse N2 CPU
[thirdparty/binutils-gdb.git] / gas / NEWS
CommitLineData
252b5132 1-*- text -*-
aeaccbf4
PW
2* Add support for ETMv4 (Embedded Trace Macrocell) system registers for
3 AArch64.
4
5* Add support for ETE (Embedded Trace Extension) system registers for AArch64.
6
7* Add support for TRBE (Trace Buffer Extension) system registers for AArch64.
8
9* Add support for Cortex-X1 for AArch64.
10
11* Add support for Cortex-X1 for ARM.
12
81d54bb7 13* Add support for Intel TDX instructions.
96a84ea3 14
c4694f17
TG
15* Add support for Intel Key Locker instructions.
16
b1766e7c
NC
17* Added a .nop directive to generate a single no-op instruction in a target
18 neutral manner. This instruction does have an effect on DWARF line number
19 generation, if that is active.
20
a0522545
ML
21* Removed --reduce-memory-overheads and --hash-size as gas now
22 uses hash tables that can be expand and shrink automatically.
23
789198ca
L
24* Add {disp16} pseudo prefix to x86 assembler.
25
260cd341
LC
26* Add support for Intel AMX instructions.
27
939b95c7
L
28* Configure with --enable-x86-used-note by default for Linux/x86.
29
b115b9fd
NC
30Changes in 2.35:
31
bbd19b19
L
32* X86 NaCl target support is removed.
33
6914be53
L
34* Extend .symver directive to update visibility of the original symbol
35 and assign one original symbol to different versioned symbols.
36
6e0e8b45
L
37* Add support for Intel SERIALIZE and TSXLDTRK instructions.
38
9e8f1c90
L
39* Add -mlfence-after-load=, -mlfence-before-indirect-branch= and
40 -mlfence-before-ret= options to x86 assembler to help mitigate
41 CVE-2020-0551.
42
5496f3c6
NC
43* Add --gdwarf-5 option to the assembler to generate DWARF 5 debug output
44 (if such output is being generated). Added the ability to generate
45 version 5 .debug_line sections.
46
251dae91
TC
47* Add -mbig-obj support to i386 MingW targets.
48
ae774686
NC
49Changes in 2.34:
50
5eb617a7
L
51* Add -malign-branch-boundary=NUM, -malign-branch=TYPE[+TYPE...],
52 -malign-branch-prefix-size=NUM and -mbranches-within-32B-boundaries
53 options to x86 assembler to align branches within a fixed boundary
54 with segment prefixes or NOPs.
55
6655dba2
SB
56* Add support for Zilog eZ80 and Zilog Z180 CPUs.
57
58* Add support for z80-elf target.
59
60* Add support for relocation of each byte or word of multibyte value to Z80
61 targets (just use right shift to 0, 8, 16, or 24 bits or AND operation
62 with 0xff/0xffff mask): ld a, label >> 16 \ ld hl, label & 0xffff
63
64* Add SDCC support for Z80 targets.
65
60391a25
PB
66Changes in 2.33:
67
7738ddb4
MM
68* Add support for the Arm Scalable Vector Extension version 2 (SVE2)
69 instructions.
70
71* Add support for the Arm Transactional Memory Extension (TME)
72 instructions.
73
514bbb0f
AV
74* Add support for the Armv8.1-M Mainline and M-profile Vector Extension (MVE)
75 instructions.
76
b20d3859
BW
77* For MIPS, Add -m[no-]fix-loongson3-llsc option to fix (or not) Loongson3
78 LLSC Errata. Add a --enable-mips-fix-loongson3-llsc=[yes|no] configure
79 time option to set the default behavior. Set the default if the configure
80 option is not used to "no".
6f2117ba 81
546053ac
DZ
82* Add support for the Arm Cortex-A76AE, Cortex-A77 and Cortex-M35P
83 processors.
84
85* Add support for the AArch64 Cortex-A34, Cortex-A65, Cortex-A65AE,
86 Cortex-A76AE, and Cortex-A77 processors.
87
b20d3859
BW
88* Add .float16 directive for both Arm and AArch64 to allow encoding of 16-bit
89 floating point literals. Add .float16_format directive and
90 -mfp16-format=[ieee|alternative] option for Arm to control the format of the
91 encoding.
92
66f8b2cb
AB
93* Add --gdwarf-cie-version command line flag. This allows control over which
94 version of DWARF CIE the assembler creates.
95
f974f26c
NC
96Changes in 2.32:
97
03751133
L
98* Add -mvexwig=[0|1] option to x86 assembler to control encoding of
99 VEX.W-ignored (WIG) VEX instructions.
100
b4a3a7b4
L
101* Add -mx86-used-note=[yes|no] option to generate (or not) x86 GNU property
102 notes. Add a --enable-x86-used-note configure time option to set the
103 default behavior. Set the default if the configure option is not used
104 to "no".
105
a693765e
CX
106* Add support for the MIPS Loongson EXTensions R2 (EXT2) instructions.
107
bdc6c06e
CX
108* Add support for the MIPS Loongson EXTensions (EXT) instructions.
109
716c08de
CX
110* Add support for the MIPS Loongson Content Address Memory (CAM) ASE.
111
b8891f8d
AJ
112* Add support for the C-SKY processor series.
113
8095d2f7
CX
114* Add support for the MIPS Loongson MultiMedia extensions Instructions (MMI)
115 ASE.
116
719d8288
NC
117Changes in 2.31:
118
fc6141f0
NC
119* The ADR and ADRL pseudo-instructions supported by the ARM assembler
120 now only set the bottom bit of the address of thumb function symbols
121 if the -mthumb-interwork command line option is active.
122
6f20c942
FS
123* Add support for the MIPS Global INValidate (GINV) ASE.
124
730c3174
SE
125* Add support for the MIPS Cyclic Redudancy Check (CRC) ASE.
126
7b4ae824
JD
127* Add support for the Freescale S12Z architecture.
128
0df8ad28
NC
129* Add --generate-missing-build-notes=[yes|no] option to create (or not) GNU
130 Build Attribute notes if none are present in the input sources. Add a
131 --enable-generate-build-notes=[yes|no] configure time option to set the
132 default behaviour. Set the default if the configure option is not used
133 to "no".
134
bd5dea88
L
135* Remove -mold-gcc command-line option for x86 targets.
136
b6f8c7c4
L
137* Add -O[2|s] command-line options to x86 assembler to enable alternate
138 shorter instruction encoding.
139
8f065d3b 140* Add support for .nops directive. It is currently supported only for
62a02d25
L
141 x86 targets.
142
9176ac5b
NC
143Changes in 2.30:
144
ba8826a8
AO
145* Add support for loaction views in DWARF debug line information.
146
55a09eb6
TG
147Changes in 2.29:
148
a91e1603
L
149* Add support for ELF SHF_GNU_MBIND.
150
f96bd6c2
PC
151* Add support for the WebAssembly file format and wasm32 ELF conversion.
152
7e0de605 153* PowerPC gas now checks that the correct register class is used in
ece5dcc1
AM
154 instructions. For instance, "addi %f4,%cr3,%r31" warns three times
155 that the registers are invalid.
7e0de605 156
93f11b16
DD
157* Add support for the Texas Instruments PRU processor.
158
0cda1e19
TP
159* Support for the ARMv8-R architecture and Cortex-R52 processor has been
160 added to the ARM port.
ced40572 161
9703a4ef
TG
162Changes in 2.28:
163
e23eba97
NC
164* Add support for the RISC-V architecture.
165
b19ea8d2 166* Add support for the ARM Cortex-M23 and Cortex-M33 processors.
ce1b0a45 167
96a84ea3
TG
168Changes in 2.27:
169
4e3e1fdf
L
170* Default to --enable-compressed-debug-sections=gas for Linux/x86 targets.
171
2edb36e7
NC
172* Add --no-pad-sections to stop the assembler from padding the end of output
173 sections up to their alignment boundary.
174
15afaa63
TP
175* Support for the ARMv8-M architecture has been added to the ARM port. Support
176 for the ARMv8-M Security and DSP Extensions has also been added to the ARM
177 port.
178
f36e33da
CZ
179* ARC backend accepts .extInstruction, .extCondCode, .extAuxRegister, and
180 .extCoreRegister pseudo-ops that allow an user to define custom
181 instructions, conditional codes, auxiliary and core registers.
182
b8871f35
L
183* Add a configure option --enable-elf-stt-common to decide whether ELF
184 assembler should generate common symbols with the STT_COMMON type by
185 default. Default to no.
186
a05a5b64 187* New command-line option --elf-stt-common= for ELF targets to control
b8871f35
L
188 whether to generate common symbols with the STT_COMMON type.
189
9fb71ee4
NC
190* Add ability to set section flags and types via numeric values for ELF
191 based targets.
81c23f82 192
0cb4071e
L
193* Add a configure option --enable-x86-relax-relocations to decide whether
194 x86 assembler should generate relax relocations by default. Default to
195 yes, except for x86 Solaris targets older than Solaris 12.
196
a05a5b64 197* New command-line option -mrelax-relocations= for x86 target to control
0cb4071e
L
198 whether to generate relax relocations.
199
a05a5b64 200* New command-line option -mfence-as-lock-add=yes for x86 target to encode
9d3fc4e1
L
201 lfence, mfence and sfence as "lock addl $0x0, (%[re]sp)".
202
4670103e
CZ
203* Add assembly-time relaxation option for ARC cpus.
204
9004b6bd
AB
205* Add --with-cpu=TYPE configure option for ARC gas. This allows the default
206 cpu type to be adjusted at configure time.
207
7feec526
TG
208Changes in 2.26:
209
edeefb67
L
210* Add a configure option --enable-compressed-debug-sections={all,gas} to
211 decide whether DWARF debug sections should be compressed by default.
e12fe555 212
886a2506
NC
213* Add support for the ARC EM/HS, and ARC600/700 architectures. Remove
214 assembler support for Argonaut RISC architectures.
215
d02603dc
NC
216* Symbol and label names can now be enclosed in double quotes (") which allows
217 them to contain characters that are not part of valid symbol names in high
218 level languages.
219
f33026a9
MW
220* Added the correctly spelled -march=armv6kz, for ARMv6KZ support. The
221 previous spelling, -march=armv6zk, is still accepted.
222
88f0ea34
MW
223* Support for the ARMv8.1 architecture has been added to the Aarch64 port.
224 Support for the individual ARMv8.1 Adv.SIMD, LOR and PAN architecture
225 extensions has also been added to the Aarch64 port.
226
a5932920
MW
227* Support for the ARMv8.1 architecture has been added to the ARM port. Support
228 for the individual ARMv8.1 Adv.SIMD and PAN architecture extensions has also
229 been added to the ARM port.
230
ea556d25
L
231* Extend --compress-debug-sections option to support
232 --compress-debug-sections=[none|zlib|zlib-gnu|zlib-gabi] for ELF
233 targets.
234
0d2b51ad
L
235* --compress-debug-sections is turned on for Linux/x86 by default.
236
c50415e2
TG
237Changes in 2.25:
238
f36e8886
BS
239* Add support for the AVR Tiny microcontrollers.
240
73589c9d
CS
241* Replace support for openrisc and or32 with support for or1k.
242
2e6976a8 243* Enhanced the ARM port to accept the assembler output from the CodeComposer
a05a5b64 244 Studio tool. Support is enabled via the new command-line option -mccs.
2e6976a8 245
35c08157
KLC
246* Add support for the Andes NDS32.
247
58ca03a2
TG
248Changes in 2.24:
249
13761a11
NC
250* Add support for the Texas Instruments MSP430X processor.
251
a05a5b64 252* Add -gdwarf-sections command-line option to enable per-code-section
b40bf0a2
NC
253 generation of DWARF .debug_line sections.
254
36591ba1
SL
255* Add support for Altera Nios II.
256
a3c62988
NC
257* Add support for the Imagination Technologies Meta processor.
258
5bf135a7
NC
259* Add support for the v850e3v5.
260
e8044f35
RS
261* Remove assembler support for MIPS ECOFF targets.
262
af18cb59
TG
263Changes in 2.23:
264
da2bb560
NC
265* Add support for the 64-bit ARM architecture: AArch64.
266
6927f982
NC
267* Add support for S12X processor.
268
b9c361e0
JL
269* Add support for the VLE extension to the PowerPC architecture.
270
f6c1a2d5
NC
271* Add support for the Freescale XGATE architecture.
272
fa94de6b
RM
273* Add support for .bundle_align_mode, .bundle_lock, and .bundle_unlock
274 directives. These are currently available only for x86 and ARM targets.
275
99c513f6
DD
276* Add support for the Renesas RL78 architecture.
277
cfb8c092
NC
278* Add support for the Adapteva EPIPHANY architecture.
279
fe13e45b 280* For x86, allow 'rep bsf', 'rep bsr', and 'rep ret' syntax.
29c048b6 281
a7142d94
TG
282Changes in 2.22:
283
69f56ae1 284* Add support for the Tilera TILEPro and TILE-Gx architectures.
44f45767 285
90b3661c 286Changes in 2.21:
44f45767 287
5fec8599
L
288* Gas no longer requires doubling of ampersands in macros.
289
40b36596
JM
290* Add support for the TMS320C6000 (TI C6X) processor family.
291
31907d5e
DK
292* GAS now understands an extended syntax in the .section directive flags
293 for COFF targets that allows the section's alignment to be specified. This
294 feature has also been backported to the 2.20 release series, starting with
295 2.20.1.
296
c7927a3c
NC
297* Add support for the Renesas RX processor.
298
a05a5b64 299* New command-line option, --compress-debug-sections, which requests
700c4060
CC
300 compression of DWARF debug information sections in the relocatable output
301 file. Compressed debug sections are supported by readelf, objdump, and
302 gold, but not currently by Gnu ld.
303
81c23f82
TG
304Changes in 2.20:
305
1cd986c5
NC
306* Added support for v850e2 and v850e2v3.
307
3e7a7d11
NC
308* GNU/Linux targets now supports "gnu_unique_object" as a value in the .type
309 pseudo op. It marks the symbol as being globally unique in the entire
310 process.
311
c921be7d
NC
312* ARM assembler now supports .inst[.nw] pseudo-ops to insert opcodes specified
313 in binary rather than text.
6e33da12 314
c1711530
DK
315* Add support for common symbol alignment to PE formats.
316
92846e72
CC
317* Add support for the new discriminator column in the DWARF line table,
318 with a discriminator operand for the .loc directive.
319
c3b7224a
NC
320* Add support for Sunplus score architecture.
321
d8045f23
NC
322* The .type pseudo-op now accepts a type of STT_GNU_IFUNC which can be used to
323 indicate that if the symbol is the target of a relocation, its value should
324 not be use. Instead the function should be invoked and its result used as
325 the value.
fa94de6b 326
84e94c90
NC
327* Add support for Lattice Mico32 (lm32) architecture.
328
fa94de6b 329* Add support for Xilinx MicroBlaze architecture.
caa03924 330
6e33da12
TG
331Changes in 2.19:
332
4f6d9c90
DJ
333* New pseudo op .cfi_val_encoded_addr, to record constant addresses in unwind
334 tables without runtime relocation.
335
a05a5b64 336* New command-line option, -h-tick-hex, for sh, m32c, and h8/300 targets, which
6fd4f6cc
DD
337 adds compatibility with H'00 style hex constants.
338
a05a5b64 339* New command-line option, -msse-check=[none|error|warning], for x86
daf50ae7
L
340 targets.
341
a05a5b64 342* New sub-option added to the assembler's -a command-line switch to
83f10cb2
NC
343 generate a listing output. The 'g' sub-option will insert into the listing
344 various information about the assembly, such as assembler version, the
a05a5b64 345 command-line options used, and a time stamp.
83f10cb2 346
a05a5b64 347* New command-line option -msse2avx for x86 target to encode SSE
c0f3af97
L
348 instructions with VEX prefix.
349
f1f8f695 350* Add Intel XSAVE, EPT, MOVBE, AES, PCLMUL, AVX/FMA support for x86 target.
c0f3af97 351
a05a5b64 352* New command-line options, -march=CPU[,+EXTENSION...], -mtune=CPU,
ae40c993
L
353 -mmnemonic=[att|intel], -msyntax=[att|intel], -mindex-reg,
354 -mnaked-reg and -mold-gcc, for x86 targets.
355
38a57ae7
NC
356* Support for generating wide character strings has been added via the new
357 pseudo ops: .string16, .string32 and .string64.
358
85f10a01
MM
359* Support for SSE5 has been added to the i386 port.
360
7c3d153f
NC
361Changes in 2.18:
362
ec2655a6
NC
363* The GAS sources are now released under the GPLv3.
364
3d3d428f
NC
365* Support for the National Semiconductor CR16 target has been added.
366
3f9ce309
AM
367* Added gas .reloc pseudo. This is a low-level interface for creating
368 relocations.
369
99ad8390
NC
370* Add support for x86_64 PE+ target.
371
1c0d3aa6 372* Add support for Score target.
83518699 373
ec2655a6
NC
374Changes in 2.17:
375
d70c5fc7
NC
376* Support for the Infineon XC16X has been added by KPIT Cummins Infosystems.
377
08333dc4
NS
378* Support for ms2 architecture has been added.
379
b7b8fb1d
NC
380* Support for the Z80 processor family has been added.
381
3e8a519c
MM
382* Add support for the "@<file>" syntax to the command line, so that extra
383 switches can be read from <file>.
384
a05a5b64 385* The SH target supports a new command-line switch --enable-reg-prefix which,
37dedf66
NC
386 if enabled, will allow register names to be optionally prefixed with a $
387 character. This allows register names to be distinguished from label names.
fa94de6b 388
6eaeac8a
JB
389* Macros with a variable number of arguments are now supported. See the
390 documentation for how this works.
391
4bdd3565
NC
392* Added --reduce-memory-overheads switch to reduce the size of the hash
393 tables used, at the expense of longer assembly times, and
394 --hash-size=<NUMBER> to set the size of the hash tables used by gas.
395
5e75c3ab
JB
396* Macro names and macro parameter names can now be any identifier that would
397 also be legal as a symbol elsewhere. For macro parameter names, this is
398 known to cause problems in certain sources when the respective target uses
399 characters inconsistently, and thus macro parameter references may no longer
400 be recognized as such (see the documentation for details).
fa94de6b 401
d2c5f73e
NC
402* Support the .f_floating, .d_floating, .g_floating and .h_floating directives
403 for the VAX target in order to be more compatible with the VAX MACRO
404 assembler.
405
a05a5b64 406* New command-line option -mtune=[itanium1|itanium2] for IA64 targets.
8c2fda1d 407
957d91c1
NC
408Changes in 2.16:
409
fffeaa5f
JB
410* Redefinition of macros now results in an error.
411
a05a5b64 412* New command-line option -mhint.b=[ok|warning|error] for IA64 targets.
91d777ee 413
a05a5b64 414* New command-line option -munwind-check=[warning|error] for IA64
970d6792
L
415 targets.
416
f1dab70d
JB
417* The IA64 port now uses automatic dependency violation removal as its default
418 mode.
419
7499d566
NC
420* Port to MAXQ processor contributed by HCL Tech.
421
7ed4c4c5
NC
422* Added support for generating unwind tables for ARM ELF targets.
423
a05a5b64 424* Add a -g command-line option to generate debug information in the target's
329e276d
NC
425 preferred debug format.
426
1fe1f39c
NC
427* Support for the crx-elf target added.
428
1a320fbb 429* Support for the sh-symbianelf target added.
1fe1f39c 430
0503b355
BF
431* Added a pseudo-op (.secrel32) to generate 32 bit section relative relocations
432 on pe[i]-i386; required for this target's DWARF 2 support.
433
6b6e92f4
NC
434* Support for Motorola MCF521x/5249/547x/548x added.
435
fd99574b
NC
436* Support for ColdFire EMAC instructions added and Motorola syntax for MAC/EMAC
437 instrucitons.
438
a05a5b64 439* New command-line option -mno-shared for MIPS ELF targets.
aa6975fb 440
a05a5b64 441* New command-line option --alternate and pseudo-ops .altmacro and .noaltmacro
caa32fe5
NC
442 added to enter (and leave) alternate macro syntax mode.
443
0477af35
NC
444Changes in 2.15:
445
7a7f4e42
CD
446* The MIPS -membedded-pic option (Embedded-PIC code generation) is
447 deprecated and will be removed in a future release.
448
6edf0760
NC
449* Added PIC m32r Linux (ELF) and support to M32R assembler.
450
09d92015
MM
451* Added support for ARM V6.
452
88da98f3
MS
453* Added support for sh4a and variants.
454
eb764db8
NC
455* Support for Renesas M32R2 added.
456
88da98f3
MS
457* Limited support for Mapping Symbols as specified in the ARM ELF
458 specification has been added to the arm assembler.
ed769ec1 459
0bbf2aa4
NC
460* On ARM architectures, added a new gas directive ".unreq" that undoes
461 definitions created by ".req".
462
3e602632
NC
463* Support for Motorola ColdFire MCF528x added.
464
05da4302
NC
465* Added --gstabs+ switch to enable the generation of STABS debug format
466 information with GNU extensions.
fa94de6b 467
6a265366
CD
468* Added support for MIPS64 Release 2.
469
8ad30312
NC
470* Added support for v850e1.
471
12b55ccc
L
472* Added -n switch for x86 assembler. By default, x86 GAS replaces
473 multiple nop instructions used for alignment within code sections
474 with multi-byte nop instructions such as leal 0(%esi,1),%esi. This
475 switch disables the optimization.
476
78849248
ILT
477* Removed -n option from MIPS assembler. It was not useful, and confused the
478 existing -non_shared option.
479
43c58ae6
CD
480Changes in 2.14:
481
69be0a2b
CD
482* Added support for MIPS32 Release 2.
483
e8fd7476
NC
484* Added support for Xtensa architecture.
485
e16bb312
NC
486* Support for Intel's iWMMXt processor (an ARM variant) added.
487
cce4814f
NC
488* An assembler test generator has been contributed and an example file that
489 uses it (gas/testsuite/gas/all/test-gen.c and test-exmaple.c).
fa94de6b 490
5177500f
NC
491* Support for SH2E added.
492
fea17916
NC
493* GASP has now been removed.
494
004d9caf
NC
495* Support for Texas Instruments TMS320C4x and TMS320C3x series of
496 DSP's contributed by Michael Hayes and Svein E. Seldal.
fa94de6b 497
a40cbfa3
NC
498* Support for the Ubicom IP2xxx microcontroller added.
499
2cbb2eef
NC
500Changes in 2.13:
501
a40cbfa3
NC
502* Support for the Fujitsu FRV architecture added by Red Hat. Models for FR400
503 and FR500 included.
0ebb9a87 504
a40cbfa3 505* Support for DLX processor added.
52216602 506
a40cbfa3
NC
507* GASP has now been deprecated and will be removed in a future release. Use
508 the macro facilities in GAS instead.
3f965e60 509
a40cbfa3
NC
510* GASP now correctly parses floating point numbers. Unless the base is
511 explicitly specified, they are interpreted as decimal numbers regardless of
512 the currently specified base.
1ac57253 513
9a66911f
NC
514Changes in 2.12:
515
a40cbfa3 516* Support for Don Knuth's MMIX, by Hans-Peter Nilsson.
49fda6c8 517
a40cbfa3 518* Support for the OpenRISC 32-bit embedded processor by OpenCores.
3b16e843 519
fa94de6b
RM
520* The ARM assembler now accepts -march=..., -mcpu=... and -mfpu=... for
521 specifying the target instruction set. The old method of specifying the
a40cbfa3
NC
522 target processor has been deprecated, but is still accepted for
523 compatibility.
03b1477f 524
a40cbfa3
NC
525* Support for the VFP floating-point instruction set has been added to
526 the ARM assembler.
252b5132 527
a40cbfa3
NC
528* New psuedo op: .incbin to include a set of binary data at a given point
529 in the assembly. Contributed by Anders Norlander.
7e005732 530
a40cbfa3
NC
531* The MIPS assembler now accepts -march/-mtune. -mcpu has been deprecated
532 but still works for compatability.
ec68c924 533
fa94de6b 534* The MIPS assembler no longer issues a warning by default when it
a05a5b64 535 generates a nop instruction from a macro. The new command-line option
a40cbfa3 536 -n will turn on the warning.
63486801 537
2dac7317
JW
538Changes in 2.11:
539
500800ca
NC
540* Support for PDP-11 and 2.11BSD a.out format, by Lars Brinkhoff.
541
a40cbfa3 542* x86 gas now supports the full Pentium4 instruction set.
a167610d 543
a40cbfa3 544* Support for AMD x86-64 architecture, by Jan Hubicka, SuSE Labs.
c0d8940f 545
a40cbfa3 546* Support for Motorola 68HC11 and 68HC12.
df86943d 547
a40cbfa3 548* Support for Texas Instruments TMS320C54x (tic54x).
39bec121 549
a40cbfa3 550* Support for IA-64.
2dac7317 551
a40cbfa3 552* Support for i860, by Jason Eckhardt.
22b36938 553
a40cbfa3 554* Support for CRIS (Axis Communications ETRAX series).
5bcac8a4 555
a40cbfa3 556* x86 gas has a new .arch pseudo op to specify the target CPU architecture.
a38cf1db 557
a05a5b64 558* x86 gas -q command-line option quietens warnings about register size changes
a40cbfa3
NC
559 due to suffix, indirect jmp/call without `*', stand-alone prefixes, and
560 translating various deprecated floating point instructions.
a38cf1db 561
252b5132
RH
562Changes in 2.10:
563
a40cbfa3
NC
564* Support for the ARM msr instruction was changed to only allow an immediate
565 operand when altering the flags field.
d14442f4 566
a40cbfa3 567* Support for ATMEL AVR.
adde6300 568
a40cbfa3 569* Support for IBM 370 ELF. Somewhat experimental.
b5ebe70e 570
a40cbfa3 571* Support for numbers with suffixes.
3fd9f047 572
a40cbfa3 573* Added support for breaking to the end of repeat loops.
6a6987a9 574
a40cbfa3 575* Added support for parallel instruction syntax (DOUBLEBAR_PARALLEL).
6a6987a9 576
a40cbfa3 577* New .elseif pseudo-op added.
3fd9f047 578
a40cbfa3 579* New --fatal-warnings option.
1f776aa5 580
a40cbfa3 581* picoJava architecture support added.
252b5132 582
a40cbfa3 583* Motorola MCore 210 processor support added.
041dd5a9 584
fa94de6b 585* A new pseudo-op .intel_syntax has been implemented to allow gas to parse i386
a40cbfa3 586 assembly programs with intel syntax.
252b5132 587
a40cbfa3 588* New pseudo-ops .func,.endfunc to aid in debugging user-written assembler code.
252b5132 589
a40cbfa3 590* Added -gdwarf2 option to generate DWARF 2 debugging information.
041dd5a9 591
a40cbfa3 592* Full 16-bit mode support for i386.
252b5132 593
fa94de6b 594* Greatly improved instruction operand checking for i386. This change will
a40cbfa3
NC
595 produce errors or warnings on incorrect assembly code that previous versions
596 of gas accepted. If you get unexpected messages from code that worked with
597 older versions of gas, please double check the code before reporting a bug.
252b5132 598
a40cbfa3 599* Weak symbol support added for COFF targets.
252b5132 600
a40cbfa3 601* Mitsubishi D30V support added.
252b5132 602
a40cbfa3 603* Texas Instruments c80 (tms320c80) support added.
252b5132 604
a40cbfa3 605* i960 ELF support added.
bedf545c 606
a40cbfa3 607* ARM ELF support added.
a057431b 608
252b5132
RH
609Changes in 2.9:
610
a40cbfa3 611* Texas Instruments c30 (tms320c30) support added.
252b5132 612
fa94de6b 613* The assembler now optimizes the exception frame information generated by egcs
a40cbfa3 614 and gcc 2.8. The new --traditional-format option disables this optimization.
252b5132 615
a40cbfa3 616* Added --gstabs option to generate stabs debugging information.
252b5132 617
fa94de6b 618* The -a option takes a new suboption, m (e.g., -alm) to expand macros in a
a40cbfa3 619 listing.
252b5132 620
a40cbfa3 621* Added -MD option to print dependencies.
252b5132
RH
622
623Changes in 2.8:
624
a40cbfa3 625* BeOS support added.
252b5132 626
a40cbfa3 627* MIPS16 support added.
252b5132 628
a40cbfa3 629* Motorola ColdFire 5200 support added (configure for m68k and use -m5200).
252b5132 630
a40cbfa3 631* Alpha/VMS support added.
252b5132 632
a40cbfa3
NC
633* m68k options --base-size-default-16, --base-size-default-32,
634 --disp-size-default-16, and --disp-size-default-32 added.
252b5132 635
a40cbfa3
NC
636* The alignment directives now take an optional third argument, which is the
637 maximum number of bytes to skip. If doing the alignment would require
638 skipping more than the given number of bytes, the alignment is not done at
639 all.
252b5132 640
a40cbfa3 641* The ELF assembler has a new pseudo-op, .symver, used for symbol versioning.
252b5132 642
a40cbfa3
NC
643* The -a option takes a new suboption, c (e.g., -alc), to skip false
644 conditionals in listings.
252b5132 645
a40cbfa3
NC
646* Added new pseudo-op, .equiv; it's like .equ, except that it is an error if
647 the symbol is already defined.
252b5132
RH
648
649Changes in 2.7:
650
a40cbfa3
NC
651* The PowerPC assembler now allows the use of symbolic register names (r0,
652 etc.) if -mregnames is used. Symbolic names preceded by a '%' (%r0, etc.)
653 can be used any time. PowerPC 860 move to/from SPR instructions have been
654 added.
252b5132 655
a40cbfa3 656* Alpha Linux (ELF) support added.
252b5132 657
a40cbfa3 658* PowerPC ELF support added.
252b5132 659
a40cbfa3 660* m68k Linux (ELF) support added.
252b5132 661
a40cbfa3 662* i960 Hx/Jx support added.
252b5132 663
a40cbfa3 664* i386/PowerPC gnu-win32 support added.
252b5132 665
a40cbfa3
NC
666* SCO ELF support added. For OpenServer 5 targets (i386-unknown-sco3.2v5) the
667 default is to build COFF-only support. To get a set of tools that generate
fa94de6b 668 ELF (they'll understand both COFF and ELF), you must configure with
a40cbfa3 669 target=i386-unknown-sco3.2v5elf.
252b5132 670
a40cbfa3 671* m88k-motorola-sysv3* support added.
252b5132
RH
672
673Changes in 2.6:
674
a40cbfa3 675* Gas now directly supports macros, without requiring GASP.
252b5132 676
a40cbfa3
NC
677* Gas now has an MRI assembler compatibility mode. Use -M or --mri to select
678 MRI mode. The pseudo-op ``.mri 1'' will switch into the MRI mode until the
679 ``.mri 0'' is seen; this can be convenient for inline assembler code.
252b5132 680
a40cbfa3 681* Added --defsym SYM=VALUE option.
252b5132 682
a40cbfa3 683* Added -mips4 support to MIPS assembler.
252b5132 684
a40cbfa3 685* Added PIC support to Solaris and SPARC SunOS 4 assembler.
252b5132
RH
686
687Changes in 2.4:
688
a40cbfa3 689* Converted this directory to use an autoconf-generated configure script.
252b5132 690
a40cbfa3 691* ARM support, from Richard Earnshaw.
252b5132 692
a40cbfa3
NC
693* Updated VMS support, from Pat Rankin, including considerably improved
694 debugging support.
252b5132 695
a40cbfa3 696* Support for the control registers in the 68060.
252b5132 697
a40cbfa3 698* Handles (ignores) a new directive ".this_GCC_requires_the_GNU_assembler", to
fa94de6b
RM
699 provide for possible future gcc changes, for targets where gas provides some
700 features not available in the native assembler. If the native assembler is
a40cbfa3 701 used, it should become obvious pretty quickly what the problem is.
252b5132 702
a40cbfa3 703* Usage message is available with "--help".
252b5132 704
fa94de6b 705* The GNU Assembler Preprocessor (gasp) is included. (Actually, it was in 2.3
a40cbfa3 706 also, but didn't get into the NEWS file.)
252b5132 707
a40cbfa3 708* Weak symbol support for a.out.
252b5132 709
fa94de6b 710* A bug in the listing code which could cause an infinite loop has been fixed.
a40cbfa3 711 Bugs in listings when generating a COFF object file have also been fixed.
252b5132 712
a40cbfa3
NC
713* Initial i386-svr4 PIC implementation from Eric Youngdale, based on code by
714 Paul Kranenburg.
252b5132 715
a40cbfa3
NC
716* Improved Alpha support. Immediate constants can have a much larger range
717 now. Support for the 21164 has been contributed by Digital.
252b5132 718
a40cbfa3 719* Updated ns32k (pc532-mach, netbsd532) support from Ian Dall.
252b5132
RH
720
721Changes in 2.3:
722
a40cbfa3 723* Mach i386 support, by David Mackenzie and Ken Raeburn.
252b5132 724
a40cbfa3 725* RS/6000 and PowerPC support by Ian Taylor.
252b5132 726
a40cbfa3
NC
727* VMS command scripts (make-gas.com, config-gas.com) have been worked on a bit,
728 based on mail received from various people. The `-h#' option should work
729 again too.
252b5132 730
a40cbfa3 731* HP-PA work, by Jeff Law. Note, for the PA, gas-2.3 has been designed to work
fa94de6b 732 with gdb-4.12 and gcc-2.6. As gcc-2.6 has not been released yet, a special
a40cbfa3
NC
733 version of gcc-2.5.8 has been patched to work with gas-2.3. You can retrieve
734 this special version of gcc-2.5.8 via anonymous ftp from jaguar.cs.utah.edu
735 in the "dist" directory.
252b5132 736
a40cbfa3
NC
737* Vax support in gas fixed for BSD, so it builds and seems to run a couple
738 simple tests okay. I haven't put it through extensive testing. (GNU make is
739 currently required for BSD 4.3 builds.)
252b5132 740
fa94de6b 741* Support for the DEC Alpha, running OSF/1 (ECOFF format). The gas support is
a40cbfa3
NC
742 based on code donated by CMU, which used an a.out-based format. I'm afraid
743 the alpha-a.out support is pretty badly mangled, and much of it removed;
744 making it work will require rewriting it as BFD support for the format anyways.
252b5132 745
a40cbfa3 746* Irix 5 support.
252b5132 747
fa94de6b 748* The test suites have been fixed up a bit, so that they should work with a
a40cbfa3 749 couple different versions of expect and dejagnu.
252b5132 750
fa94de6b
RM
751* Symbols' values are now handled internally as expressions, permitting more
752 flexibility in evaluating them in some cases. Some details of relocation
a40cbfa3
NC
753 handling have also changed, and simple constant pool management has been
754 added, to make the Alpha port easier.
252b5132 755
a40cbfa3
NC
756* New option "--statistics" for printing out program run times. This is
757 intended to be used with the gcc "-Q" option, which prints out times spent in
758 various phases of compilation. (You should be able to get all of them
759 printed out with "gcc -Q -Wa,--statistics", I think.)
252b5132
RH
760
761Changes in 2.2:
762
a40cbfa3 763* RS/6000 AIX and MIPS SGI Irix 5 support has been added.
252b5132 764
fa94de6b
RM
765* Configurations that are still in development (and therefore are convenient to
766 have listed in configure.in) still get rejected without a minor change to
a40cbfa3
NC
767 gas/Makefile.in, so people not doing development work shouldn't get the
768 impression that support for such configurations is actually believed to be
769 reliable.
252b5132 770
fa94de6b 771* The program name (usually "as") is printed when a fatal error message is
a40cbfa3
NC
772 displayed. This should prevent some confusion about the source of occasional
773 messages about "internal errors".
252b5132 774
fa94de6b 775* ELF support is falling into place. Support for the 386 should be working.
a40cbfa3 776 Support for SPARC Solaris is in. HPPA support from Utah is being integrated.
252b5132 777
a40cbfa3
NC
778* Symbol values are maintained as expressions instead of being immediately
779 boiled down to add-symbol, sub-symbol, and constant. This permits slightly
780 more complex calculations involving symbols whose values are not alreadey
781 known.
252b5132 782
a40cbfa3 783* DBX-style debugging info ("stabs") is now supported for COFF formats.
fa94de6b
RM
784 If any stabs directives are seen in the source, GAS will create two new
785 sections: a ".stab" and a ".stabstr" section. The format of the .stab
a40cbfa3
NC
786 section is nearly identical to the a.out symbol format, and .stabstr is
787 its string table. For this to be useful, you must have configured GCC
788 to generate stabs (by defining DBX_DEBUGGING_INFO), and must have a GDB
789 that can use the stab sections (4.11 or later).
252b5132 790
fa94de6b 791* LynxOS, on i386 and m68k platforms, is now supported. SPARC LynxOS
a40cbfa3 792 support is in progress.
252b5132
RH
793
794Changes in 2.1:
795
fa94de6b 796* Several small fixes for i386-aix (PS/2) support from Minh Tran-Le have been
a40cbfa3 797 incorporated, but not well tested yet.
252b5132 798
fa94de6b 799* Altered the opcode table split for m68k; it should require less VM to compile
a40cbfa3 800 with gcc now.
252b5132 801
a40cbfa3
NC
802* Some minor adjustments to add (Convergent Technologies') Miniframe support,
803 suggested by Ronald Cole.
252b5132 804
a40cbfa3
NC
805* HPPA support (running OSF only, not HPUX) has been contributed by Utah. This
806 includes improved ELF support, which I've started adapting for SPARC Solaris
807 2.x. Integration isn't completely, so it probably won't work.
252b5132 808
a40cbfa3 809* HP9000/300 support, donated by HP, has been merged in.
252b5132 810
a40cbfa3 811* Ian Taylor has finished the MIPS ECOFF (Ultrix, Irix) support.
252b5132 812
a40cbfa3 813* Better error messages for unsupported configurations (e.g., hppa-hpux).
252b5132 814
a40cbfa3 815* Test suite framework is starting to become reasonable.
252b5132
RH
816
817Changes in 2.0:
818
a40cbfa3 819* Mostly bug fixes.
252b5132 820
a40cbfa3 821* Some more merging of BFD and ELF code, but ELF still doesn't work.
252b5132
RH
822
823Changes in 1.94:
824
a40cbfa3
NC
825* BFD merge is partly done. Adventurous souls may try giving configure the
826 "--with-bfd-assembler" option. Currently, ELF format requires it, a.out
827 format accepts it; SPARC CPU accepts it. It's the default only for OS "elf"
828 or "solaris". (ELF isn't really supported yet. It needs work. I've got
829 some code from Utah for HP-PA ELF, and from DG for m88k ELF, but they're not
830 fully merged yet.)
252b5132 831
a40cbfa3
NC
832* The 68K opcode table has been split in half. It should now compile under gcc
833 without consuming ridiculous amounts of memory.
252b5132 834
a40cbfa3
NC
835* A couple data structures have been reduced in size. This should result in
836 saving a little bit of space at runtime.
252b5132 837
a40cbfa3
NC
838* Support for MIPS, from OSF and Ralph Campbell, has been merged in. The OSF
839 code provided ROSE format support, which I haven't merged in yet. (I can
840 make it available, if anyone wants to try it out.) Ralph's code, for BSD
841 4.4, supports a.out format. We don't have ECOFF support in just yet; it's
842 coming.
252b5132 843
a40cbfa3 844* Support for the Hitachi H8/500 has been added.
252b5132 845
a40cbfa3
NC
846* VMS host and target support should be working now, thanks chiefly to Eric
847 Youngdale.
252b5132
RH
848
849Changes in 1.93.01:
850
a40cbfa3 851* For m68k, support for more processors has been added: 68040, CPU32, 68851.
252b5132 852
a40cbfa3 853* For i386, .align is now power-of-two; was number-of-bytes.
252b5132 854
a40cbfa3
NC
855* For m68k, "%" is now accepted before register names. For COFF format, which
856 doesn't use underscore prefixes for C labels, it is required, so variable "a0"
857 can be distinguished from the register.
252b5132 858
a40cbfa3
NC
859* Last public release was 1.38. Lots of configuration changes since then, lots
860 of new CPUs and formats, lots of bugs fixed.
252b5132
RH
861
862\f
b3adc24a 863Copyright (C) 2012-2020 Free Software Foundation, Inc.
5bf135a7
NC
864
865Copying and distribution of this file, with or without modification,
866are permitted in any medium without royalty provided the copyright
867notice and this notice are preserved.
868
252b5132
RH
869Local variables:
870fill-column: 79
871End: