]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gdb/mips-nat.c
2003-09-14 Andrew Cagney <cagney@redhat.com>
[thirdparty/binutils-gdb.git] / gdb / mips-nat.c
CommitLineData
c906108c 1/* Low level DECstation interface to ptrace, for GDB when running native.
b6ba6518
KB
2 Copyright 1988, 1989, 1991, 1992, 1993, 1995, 1996, 1999, 2000, 2001
3 Free Software Foundation, Inc.
c906108c
SS
4 Contributed by Alessandro Forin(af@cs.cmu.edu) at CMU
5 and by Per Bothner(bothner@cs.wisc.edu) at U.Wisconsin.
6
c5aa993b 7 This file is part of GDB.
c906108c 8
c5aa993b
JM
9 This program is free software; you can redistribute it and/or modify
10 it under the terms of the GNU General Public License as published by
11 the Free Software Foundation; either version 2 of the License, or
12 (at your option) any later version.
c906108c 13
c5aa993b
JM
14 This program is distributed in the hope that it will be useful,
15 but WITHOUT ANY WARRANTY; without even the implied warranty of
16 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 GNU General Public License for more details.
c906108c 18
c5aa993b
JM
19 You should have received a copy of the GNU General Public License
20 along with this program; if not, write to the Free Software
21 Foundation, Inc., 59 Temple Place - Suite 330,
22 Boston, MA 02111-1307, USA. */
c906108c
SS
23
24#include "defs.h"
25#include "inferior.h"
26#include "gdbcore.h"
4e052eda 27#include "regcache.h"
c906108c
SS
28#include <sys/ptrace.h>
29#include <sys/types.h>
30#include <sys/param.h>
31#include <sys/user.h>
32#undef JB_S0
33#undef JB_S1
34#undef JB_S2
35#undef JB_S3
36#undef JB_S4
37#undef JB_S5
38#undef JB_S6
39#undef JB_S7
40#undef JB_SP
41#undef JB_S8
42#undef JB_PC
43#undef JB_SR
44#undef NJBREGS
45#include <setjmp.h> /* For JB_XXX. */
46
47/* Size of elements in jmpbuf */
48
49#define JB_ELEMENT_SIZE 4
50
51/* Map gdb internal register number to ptrace ``address''.
52 These ``addresses'' are defined in DECstation <sys/ptrace.h> */
53
92b3541e
KB
54static int
55register_ptrace_addr (int regno)
56{
57 return (regno < 32 ? GPR_BASE + regno
58 : regno == PC_REGNUM ? PC
59 : regno == CAUSE_REGNUM ? CAUSE
60 : regno == HI_REGNUM ? MMHI
61 : regno == LO_REGNUM ? MMLO
62 : regno == FCRCS_REGNUM ? FPC_CSR
63 : regno == FCRIR_REGNUM ? FPC_EIR
64 : regno >= FP0_REGNUM ? FPR_BASE + (regno - FP0_REGNUM)
65 : 0);
66}
c906108c 67
a14ed312 68static void fetch_core_registers (char *, unsigned, int, CORE_ADDR);
c906108c
SS
69
70/* Get all registers from the inferior */
71
72void
fba45db2 73fetch_inferior_registers (int regno)
c906108c 74{
52f0bd74 75 unsigned int regaddr;
123a958e 76 char buf[MAX_REGISTER_SIZE];
52f0bd74 77 int i;
123a958e
AC
78 char zerobuf[MAX_REGISTER_SIZE];
79 memset (zerobuf, 0, MAX_REGISTER_SIZE);
c906108c 80
2b9e5f3f 81 deprecated_registers_fetched ();
c906108c
SS
82
83 for (regno = 1; regno < NUM_REGS; regno++)
84 {
92b3541e 85 regaddr = register_ptrace_addr (regno);
c906108c 86 for (i = 0; i < REGISTER_RAW_SIZE (regno); i += sizeof (int))
c5aa993b 87 {
39f77062 88 *(int *) &buf[i] = ptrace (PT_READ_U, PIDGET (inferior_ptid),
c906108c 89 (PTRACE_ARG3_TYPE) regaddr, 0);
c5aa993b
JM
90 regaddr += sizeof (int);
91 }
c906108c
SS
92 supply_register (regno, buf);
93 }
94
95 supply_register (ZERO_REGNUM, zerobuf);
96 /* Frame ptr reg must appear to be 0; it is faked by stack handling code. */
0ba6dca9 97 supply_register (DEPRECATED_FP_REGNUM, zerobuf);
c906108c
SS
98}
99
100/* Store our register values back into the inferior.
101 If REGNO is -1, do this for all registers.
102 Otherwise, REGNO specifies which register (so we can save time). */
103
104void
fba45db2 105store_inferior_registers (int regno)
c906108c 106{
52f0bd74 107 unsigned int regaddr;
c906108c
SS
108 char buf[80];
109
110 if (regno > 0)
111 {
112 if (regno == ZERO_REGNUM || regno == PS_REGNUM
113 || regno == BADVADDR_REGNUM || regno == CAUSE_REGNUM
0ba6dca9 114 || regno == FCRIR_REGNUM || regno == DEPRECATED_FP_REGNUM
c906108c
SS
115 || (regno >= FIRST_EMBED_REGNUM && regno <= LAST_EMBED_REGNUM))
116 return;
92b3541e 117 regaddr = register_ptrace_addr (regno);
c906108c 118 errno = 0;
39f77062 119 ptrace (PT_WRITE_U, PIDGET (inferior_ptid), (PTRACE_ARG3_TYPE) regaddr,
c906108c
SS
120 read_register (regno));
121 if (errno != 0)
122 {
123 sprintf (buf, "writing register number %d", regno);
124 perror_with_name (buf);
125 }
126 }
127 else
128 {
129 for (regno = 0; regno < NUM_REGS; regno++)
130 store_inferior_registers (regno);
131 }
132}
133
134
135/* Figure out where the longjmp will land.
136 We expect the first arg to be a pointer to the jmp_buf structure from which
137 we extract the pc (JB_PC) that we will land at. The pc is copied into PC.
138 This routine returns true on success. */
139
140int
fba45db2 141get_longjmp_target (CORE_ADDR *pc)
c906108c
SS
142{
143 CORE_ADDR jb_addr;
35fc8285 144 char *buf;
c906108c 145
35fc8285 146 buf = alloca (TARGET_PTR_BIT / TARGET_CHAR_BIT);
c906108c
SS
147 jb_addr = read_register (A0_REGNUM);
148
149 if (target_read_memory (jb_addr + JB_PC * JB_ELEMENT_SIZE, buf,
150 TARGET_PTR_BIT / TARGET_CHAR_BIT))
151 return 0;
152
7c0b4a20 153 *pc = extract_unsigned_integer (buf, TARGET_PTR_BIT / TARGET_CHAR_BIT);
c906108c
SS
154
155 return 1;
156}
157
158/* Extract the register values out of the core file and store
159 them where `read_register' will find them.
160
161 CORE_REG_SECT points to the register values themselves, read into memory.
162 CORE_REG_SIZE is the size of that area.
163 WHICH says which set of registers we are handling (0 = int, 2 = float
c5aa993b 164 on machines where they are discontiguous).
c906108c 165 REG_ADDR is the offset from u.u_ar0 to the register values relative to
c5aa993b
JM
166 core_reg_sect. This is used with old-fashioned core files to
167 locate the registers in a large upage-plus-stack ".reg" section.
168 Original upage address X is at location core_reg_sect+x+reg_addr.
c906108c
SS
169 */
170
171static void
fba45db2
KB
172fetch_core_registers (char *core_reg_sect, unsigned core_reg_size, int which,
173 CORE_ADDR reg_addr)
c906108c 174{
52f0bd74
AC
175 int regno;
176 unsigned int addr;
c906108c 177 int bad_reg = -1;
52f0bd74 178 reg_ptr = -reg_addr; /* Original u.u_ar0 is -reg_addr. */
c906108c 179
123a958e
AC
180 char zerobuf[MAX_REGISTER_SIZE];
181 memset (zerobuf, 0, MAX_REGISTER_SIZE);
6789195b
AC
182
183
c906108c
SS
184 /* If u.u_ar0 was an absolute address in the core file, relativize it now,
185 so we can use it as an offset into core_reg_sect. When we're done,
186 "register 0" will be at core_reg_sect+reg_ptr, and we can use
187 register_addr to offset to the other registers. If this is a modern
188 core file without a upage, reg_ptr will be zero and this is all a big
189 NOP. */
190 if (reg_ptr > core_reg_size)
191#ifdef KERNEL_U_ADDR
192 reg_ptr -= KERNEL_U_ADDR;
193#else
194 error ("Old mips core file can't be processed on this machine.");
195#endif
196
197 for (regno = 0; regno < NUM_REGS; regno++)
198 {
199 addr = register_addr (regno, reg_ptr);
c5aa993b
JM
200 if (addr >= core_reg_size)
201 {
202 if (bad_reg < 0)
203 bad_reg = regno;
204 }
205 else
206 {
207 supply_register (regno, core_reg_sect + addr);
208 }
c906108c
SS
209 }
210 if (bad_reg >= 0)
211 {
212 error ("Register %s not found in core file.", REGISTER_NAME (bad_reg));
213 }
214 supply_register (ZERO_REGNUM, zerobuf);
215 /* Frame ptr reg must appear to be 0; it is faked by stack handling code. */
0ba6dca9 216 supply_register (DEPRECATED_FP_REGNUM, zerobuf);
c906108c
SS
217}
218
219/* Return the address in the core dump or inferior of register REGNO.
220 BLOCKEND is the address of the end of the user structure. */
221
222CORE_ADDR
fba45db2 223register_addr (int regno, CORE_ADDR blockend)
c906108c
SS
224{
225 CORE_ADDR addr;
226
227 if (regno < 0 || regno >= NUM_REGS)
228 error ("Invalid register number %d.", regno);
229
230 REGISTER_U_ADDR (addr, blockend, regno);
231
232 return addr;
233}
c906108c 234\f
c5aa993b 235
c906108c
SS
236/* Register that we are able to handle mips core file formats.
237 FIXME: is this really bfd_target_unknown_flavour? */
238
239static struct core_fns mips_core_fns =
240{
2acceee2
JM
241 bfd_target_unknown_flavour, /* core_flavour */
242 default_check_format, /* check_format */
243 default_core_sniffer, /* core_sniffer */
244 fetch_core_registers, /* core_read_registers */
245 NULL /* next */
c906108c
SS
246};
247
248void
fba45db2 249_initialize_core_mips (void)
c906108c
SS
250{
251 add_core_fns (&mips_core_fns);
252}