]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - gdb/testsuite/gdb.arch/altivec-regs.exp
Update copyright year range in all GDB files
[thirdparty/binutils-gdb.git] / gdb / testsuite / gdb.arch / altivec-regs.exp
CommitLineData
3666a048 1# Copyright (C) 2002-2021 Free Software Foundation, Inc.
57680a24
EZ
2#
3# This program is free software; you can redistribute it and/or modify
4# it under the terms of the GNU General Public License as published by
e22f8b7c 5# the Free Software Foundation; either version 3 of the License, or
57680a24
EZ
6# (at your option) any later version.
7#
e22f8b7c 8# This program is distributed in the hope that it will be useful,
57680a24
EZ
9# but WITHOUT ANY WARRANTY; without even the implied warranty of
10# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11# GNU General Public License for more details.
e22f8b7c 12#
57680a24 13# You should have received a copy of the GNU General Public License
e22f8b7c 14# along with this program. If not, see <http://www.gnu.org/licenses/>.
57680a24 15#
57680a24
EZ
16
17# Tests for Powerpc AltiVec register setting and fetching
18
57680a24
EZ
19#
20# Test the use of registers, especially AltiVec registers, for Powerpc.
21# This file uses altivec-regs.c for input.
22#
23
57680a24 24
3c95e6af 25if {![istarget "powerpc*"] || [skip_altivec_tests]} then {
57680a24
EZ
26 verbose "Skipping altivec register tests."
27 return
28}
29
20c2c024 30standard_testfile
57680a24 31
fc91c6c2 32set compile_flags {debug nowarnings}
4c93b1db 33if [get_compiler_info] {
d1779be4
PG
34 warning "get_compiler failed"
35 return -1
36}
37
38if [test_compiler_info gcc*] {
e7b1eae6 39 set compile_flags "$compile_flags additional_flags=-maltivec additional_flags=-mabi=altivec"
d1779be4
PG
40} elseif [test_compiler_info xlc*] {
41 set compile_flags "$compile_flags additional_flags=-qaltivec"
42} else {
43 warning "unknown compiler"
44 return -1
45}
46
47if { [gdb_compile ${srcdir}/${subdir}/${srcfile} ${binfile} executable $compile_flags] != "" } {
5b362f04 48 untested "failed to compile"
b60f0898 49 return -1
57680a24
EZ
50}
51
52gdb_start
53gdb_reinitialize_dir $srcdir/$subdir
54gdb_load ${binfile}
55
56#
57# Run to `main' where we begin our tests.
58#
59
60if ![runto_main] then {
c8ee3f04
PW
61 fail "can't run to main"
62 return 0
57680a24
EZ
63}
64
0d8f9b2c
NF
65gdb_test "set print frame-arguments all"
66
57680a24
EZ
67# set all the registers integer portions to 1
68for {set i 0} {$i < 32} {incr i 1} {
69 for {set j 0} {$j < 4} {incr j 1} {
70 gdb_test "set \$vr$i.v4_int32\[$j\] = 1" "" "set reg vr$i.v4si.f\[$j\]"
71 }
72}
73
74gdb_test "set \$vscr = 1" "" ""
75gdb_test "set \$vrsave = 1" "" ""
76
77# Now execute some target code, so that GDB's register cache is flushed.
78
79gdb_test "next" "" ""
80
805acca0 81set endianness [get_endianness]
57680a24
EZ
82
83# And then read the AltiVec registers back, to see that
84# a) the register write above worked, and
85# b) the register read (below) also works.
86
87if {$endianness == "big"} {
30a25466 88set vector_register ".uint128 = 0x1000000010000000100000001, v4_float = .0x0, 0x0, 0x0, 0x0., v4_int32 = .0x1, 0x1, 0x1, 0x1., v8_int16 = .0x0, 0x1, 0x0, 0x1, 0x0, 0x1, 0x0, 0x1., v16_int8 = .0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x1.."
57680a24 89} else {
30a25466 90set vector_register ".uint128 = 0x1000000010000000100000001, v4_float = .0x0, 0x0, 0x0, 0x0., v4_int32 = .0x1, 0x1, 0x1, 0x1., v8_int16 = .0x1, 0x0, 0x1, 0x0, 0x1, 0x0, 0x1, 0x0., v16_int8 = .0x1, 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0, 0x1, 0x0, 0x0, 0x0.."
57680a24
EZ
91}
92
93for {set i 0} {$i < 32} {incr i 1} {
6f072a10
PFC
94 gdb_test "info reg vr$i" "vr$i.*$vector_register" "info reg vr$i"
95 gdb_test "info reg v$i" "v$i.*$vector_register" "info reg v$i"
57680a24
EZ
96}
97
adf8243b
RK
98gdb_test "info reg vrsave" "vrsave.*0x1\[ \t\]+1" "info reg vrsave"
99gdb_test "info reg vscr" "vscr.*0x1\[ \t\]+1" "info reg vscr"
57680a24
EZ
100
101# Now redo the same tests, but using the print command.
102# Note: in LE case, the char array is printed WITHOUT the last character.
103# Gdb treats the terminating null char in the array like the terminating
104# null char in a string and doesn't print it. This is not a failure, but
105# the way gdb works.
106
107if {$endianness == "big"} {
d9109c80 108 set decimal_vector ".uint128 = 79228162532711081671548469249, v4_float = .1.*e-45, 1.*e-45, 1.*e-45, 1.*e-45., v4_int32 = .1, 1, 1, 1., v8_int16 = .0, 1, 0, 1, 0, 1, 0, 1., v16_int8 = .0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1.."
57680a24 109} else {
d9109c80 110 set decimal_vector ".uint128 = 79228162532711081671548469249, v4_float = .1.*e-45, 1.*e-45, 1.*e-45, 1.*e-45., v4_int32 = .1, 1, 1, 1., v8_int16 = .1, 0, 1, 0, 1, 0, 1, 0., v16_int8 = .1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0.."
57680a24
EZ
111}
112
113for {set i 0} {$i < 32} {incr i 1} {
6f072a10
PFC
114 gdb_test "print \$vr$i" ".* = $decimal_vector" "print vr$i"
115 gdb_test "print \$v$i" ".* = $decimal_vector" "print v$i"
57680a24
EZ
116}
117
118gdb_test "print \$vrsave" ".* = 1" "print vrsave"
119gdb_test "print \$vscr" ".* = 1" "print vscr"
120
121for {set i 0} {$i < 32} {incr i 1} {
a7b8d682 122 lappend pattern_list "vr$i\[ \t\]+$vector_register"
57680a24
EZ
123}
124
a7b8d682
PFC
125lappend pattern_list "vscr\[ \t\]+0x1"
126lappend pattern_list "vrsave\[ \t\]+0x1"
127
561d7a1d 128send_gdb "info vector\n"
a7b8d682 129gdb_expect_list "info vector" ".*$gdb_prompt $" $pattern_list
57680a24
EZ
130
131gdb_test "break vector_fun" \
132 "Breakpoint 2 at.*altivec-regs.c, line \[0-9\]+\\." \
bb95117e 133 "set breakpoint at vector_fun"
57680a24
EZ
134
135# Actually it is nuch easier to see these results printed in hex.
136gdb_test "set output-radix 16" \
137 "Output radix now set to decimal 16, hex 10, octal 20." \
bb95117e 138 "set output radix to hex"
57680a24
EZ
139
140gdb_test "continue" \
141 "Breakpoint 2, vector_fun .a=.0xfefefefe, 0xfefefefe, 0xfefefefe, 0xfefefefe., b=.0x1010101, 0x1010101, 0x1010101, 0x1010101.*altivec-regs.c.*vec_splat_u8.2..;" \
142 "continue to vector_fun"
143
144# Do a next over the assignment to vector 'a'.
145gdb_test "next" ".*b = \\(\\(vector unsigned int\\) vec_splat_u8\\(3\\)\\);" \
146 "next (1)"
147
148# Do a next over the assignment to vector 'b'.
149gdb_test "next" "c = vec_add \\(a, b\\);" \
150 "next (2)"
151
152# Now 'a' should be '0x02020202...' and 'b' should be '0x03030303...'
153gdb_test "print/x a" \
154 ".*= .0x2020202, 0x2020202, 0x2020202, 0x2020202." \
155 "print vector parameter a"
156
157gdb_test "print/x b" \
158 ".*= .0x3030303, 0x3030303, 0x3030303, 0x3030303." \
159 "print vector parameter b"
160
161# If we do an 'up' now, and print 'x' and 'y' we should see the values they
162# have in main, not the values they have in vector_fun.
163gdb_test "up" ".1.*main \\(\\) at.*altivec-regs.c.*z = vector_fun \\(x, y\\);" \
164 "up to main"
165
166gdb_test "print/x x" \
167 ".*= .0xfefefefe, 0xfefefefe, 0xfefefefe, 0xfefefefe." \
168 "print vector x"
169
170gdb_test "print/x y" \
171 ".*= .0x1010101, 0x1010101, 0x1010101, 0x1010101." \
172 "print vector y"
173
174# now go back to vector_func and do a finish, to see if we can print the return
175# value correctly.
176
177gdb_test "down" \
178 ".0 vector_fun \\(a=.0x2020202, 0x2020202, 0x2020202, 0x2020202., b=.0x3030303, 0x3030303, 0x3030303, 0x3030303.\\) at.*altivec-regs.c.*c = vec_add \\(a, b\\);" \
179 "down to vector_fun"
180
181gdb_test "finish" \
182 "Run till exit from .0 vector_fun \\(a=.0x2020202, 0x2020202, 0x2020202, 0x2020202., b=.0x3030303, 0x3030303, 0x3030303, 0x3030303.\\) at.*altivec-regs.c.*in main \\(\\) at.*altivec-regs.c.*z = vector_fun \\(x, y\\);.*Value returned is.*= .0x5050505, 0x5050505, 0x5050505, 0x5050505." \
183 "finish returned correct value"
184
185
186