[people/ms/u-boot.git] / include / configs / am335x_evm.h

/*
 * am335x_evm.h
 *
 * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __CONFIG_AM335X_EVM_H
#define __CONFIG_AM335X_EVM_H

#define CONFIG_AM33XX
#define CONFIG_OMAP

#include <asm/arch/omap.h>

#define CONFIG_DMA_COHERENT
#define CONFIG_DMA_COHERENT_SIZE	(1 << 20)

#define CONFIG_ENV_SIZE			(128 << 10)	/* 128 KiB */
#define CONFIG_SYS_MALLOC_LEN		(1024 << 10)
#define CONFIG_SYS_LONGHELP		/* undef to save memory */
#define CONFIG_SYS_HUSH_PARSER		/* use "hush" command parser */
#define CONFIG_SYS_PROMPT		"U-Boot# "
#define CONFIG_BOARD_LATE_INIT
#define CONFIG_SYS_NO_FLASH
#define MACH_TYPE_TIAM335EVM		3589	/* Until the next sync */
#define CONFIG_MACH_TYPE		MACH_TYPE_TIAM335EVM

#define CONFIG_OF_LIBFDT
#define CONFIG_CMD_BOOTZ
#define CONFIG_CMDLINE_TAG		/* enable passing of ATAGs */
#define CONFIG_SETUP_MEMORY_TAGS
#define CONFIG_INITRD_TAG

#define CONFIG_SYS_CACHELINE_SIZE       64

/* commands to include */
#include <config_cmd_default.h>

#define CONFIG_CMD_ASKENV
#define CONFIG_VERSION_VARIABLE

/* set to negative value for no autoboot */
#define CONFIG_BOOTDELAY		1
#define CONFIG_ENV_VARS_UBOOT_CONFIG
#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
#ifndef CONFIG_SPL_BUILD
#define CONFIG_EXTRA_ENV_SETTINGS \
	"loadaddr=0x80200000\0" \
	"fdtaddr=0x80F80000\0" \
	"fdt_high=0xffffffff\0" \
	"rdaddr=0x81000000\0" \
	"bootdir=/boot\0" \
	"bootfile=uImage\0" \
	"fdtfile=undefined\0" \
	"console=ttyO0,115200n8\0" \
	"optargs=\0" \
	"mtdids=" MTDIDS_DEFAULT "\0" \
	"mtdparts=" MTDPARTS_DEFAULT "\0" \
	"dfu_alt_info_mmc=" DFU_ALT_INFO_MMC "\0" \
	"dfu_alt_info_emmc=rawemmc mmc 0 3751936\0" \
	"dfu_alt_info_nand=" DFU_ALT_INFO_NAND "\0" \
	"mmcdev=0\0" \
	"mmcroot=/dev/mmcblk0p2 ro\0" \
	"mmcrootfstype=ext4 rootwait\0" \
	"bootpart=0:2\0" \
	"nandroot=ubi0:rootfs rw ubi.mtd=7,2048\0" \
	"nandrootfstype=ubifs rootwait=1\0" \
	"nandsrcaddr=0x280000\0" \
	"nandimgsize=0x500000\0" \
	"rootpath=/export/rootfs\0" \
	"nfsopts=nolock\0" \
	"static_ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}" \
		"::off\0" \
	"ramroot=/dev/ram0 rw ramdisk_size=65536 initrd=${rdaddr},64M\0" \
	"ramrootfstype=ext2\0" \
	"mmcargs=setenv bootargs console=${console} " \
		"${optargs} " \
		"root=${mmcroot} " \
		"rootfstype=${mmcrootfstype}\0" \
	"nandargs=setenv bootargs console=${console} " \
		"${optargs} " \
		"root=${nandroot} " \
		"rootfstype=${nandrootfstype}\0" \
	"spiroot=/dev/mtdblock4 rw\0" \
	"spirootfstype=jffs2\0" \
	"spisrcaddr=0xe0000\0" \
	"spiimgsize=0x362000\0" \
	"spibusno=0\0" \
	"spiargs=setenv bootargs console=${console} " \
		"${optargs} " \
		"root=${spiroot} " \
		"rootfstype=${spirootfstype}\0" \
	"netargs=setenv bootargs console=${console} " \
		"${optargs} " \
		"root=/dev/nfs " \
		"nfsroot=${serverip}:${rootpath},${nfsopts} rw " \
		"ip=dhcp\0" \
	"bootenv=uEnv.txt\0" \
	"loadbootenv=load mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \
	"importbootenv=echo Importing environment from mmc ...; " \
		"env import -t $loadaddr $filesize\0" \
	"ramargs=setenv bootargs console=${console} " \
		"${optargs} " \
		"root=${ramroot} " \
		"rootfstype=${ramrootfstype}\0" \
	"loadramdisk=load mmc ${mmcdev} ${rdaddr} ramdisk.gz\0" \
	"loaduimage=load mmc ${bootpart} ${loadaddr} ${bootdir}/${bootfile}\0" \
	"loadfdt=load mmc ${bootpart} ${fdtaddr} ${bootdir}/${fdtfile}\0" \
	"mmcboot=echo Booting from mmc ...; " \
		"run mmcargs; " \
		"bootm ${loadaddr} - ${fdtaddr}\0" \
	"nandboot=echo Booting from nand ...; " \
		"run nandargs; " \
		"nand read ${loadaddr} ${nandsrcaddr} ${nandimgsize}; " \
		"bootm ${loadaddr}\0" \
	"spiboot=echo Booting from spi ...; " \
		"run spiargs; " \
		"sf probe ${spibusno}:0; " \
		"sf read ${loadaddr} ${spisrcaddr} ${spiimgsize}; " \
		"bootm ${loadaddr}\0" \
	"netboot=echo Booting from network ...; " \
		"setenv autoload no; " \
		"dhcp; " \
		"tftp ${loadaddr} ${bootfile}; " \
		"tftp ${fdtaddr} ${fdtfile}; " \
		"run netargs; " \
		"bootm ${loadaddr} - ${fdtaddr}\0" \
	"ramboot=echo Booting from ramdisk ...; " \
		"run ramargs; " \
		"bootm ${loadaddr} ${rdaddr} ${fdtaddr}\0" \
	"findfdt="\
		"if test $board_name = A335BONE; then " \
			"setenv fdtfile am335x-bone.dtb; fi; " \
		"if test $board_name = A335BNLT; then " \
			"setenv fdtfile am335x-boneblack.dtb; fi; " \
		"if test $board_name = A33515BB; then " \
			"setenv fdtfile am335x-evm.dtb; fi; " \
		"if test $board_name = A335X_SK; then " \
			"setenv fdtfile am335x-evmsk.dtb; fi; " \
		"if test $fdtfile = undefined; then " \
			"echo WARNING: Could not determine device tree to use; fi; \0"
#endif

#define CONFIG_BOOTCOMMAND \
	"run findfdt; " \
	"mmc dev ${mmcdev}; if mmc rescan; then " \
		"echo SD/MMC found on device ${mmcdev};" \
		"if run loadbootenv; then " \
			"echo Loaded environment from ${bootenv};" \
			"run importbootenv;" \
		"fi;" \
		"if test -n $uenvcmd; then " \
			"echo Running uenvcmd ...;" \
			"run uenvcmd;" \
		"fi;" \
		"if run loaduimage; then " \
			"run loadfdt;" \
			"run mmcboot;" \
		"fi;" \
	"else " \
		"run nandboot;" \
	"fi;" \

/* Clock Defines */
#define V_OSCK				24000000  /* Clock output from T2 */
#define V_SCLK				(V_OSCK)

#define CONFIG_CMD_ECHO

/* We set the max number of command args high to avoid HUSH bugs. */
#define CONFIG_SYS_MAXARGS		64

/* Console I/O Buffer Size */
#define CONFIG_SYS_CBSIZE		512

/* Print Buffer Size */
#define CONFIG_SYS_PBSIZE		(CONFIG_SYS_CBSIZE \
					+ sizeof(CONFIG_SYS_PROMPT) + 16)

/* Boot Argument Buffer Size */
#define CONFIG_SYS_BARGSIZE		CONFIG_SYS_CBSIZE

/*
 * memtest works on 8 MB in DRAM after skipping 32MB from
 * start addr of ram disk
 */
#define CONFIG_SYS_MEMTEST_START	(PHYS_DRAM_1 + (64 * 1024 * 1024))
#define CONFIG_SYS_MEMTEST_END		(CONFIG_SYS_MEMTEST_START \
					+ (8 * 1024 * 1024))

#define CONFIG_SYS_LOAD_ADDR		0x81000000 /* Default load address */

#define CONFIG_MMC
#define CONFIG_GENERIC_MMC
#define CONFIG_OMAP_HSMMC
#define CONFIG_CMD_MMC
#define CONFIG_DOS_PARTITION
#define CONFIG_CMD_FAT
#define CONFIG_FAT_WRITE
#define CONFIG_CMD_EXT2
#define CONFIG_CMD_EXT4
#define CONFIG_CMD_FS_GENERIC

#define CONFIG_SPI
#define CONFIG_OMAP3_SPI
#define CONFIG_MTD_DEVICE
#define CONFIG_SPI_FLASH
#define CONFIG_SPI_FLASH_WINBOND
#define CONFIG_CMD_SF
#define CONFIG_SF_DEFAULT_SPEED		(24000000)

/* USB Composite download gadget - g_dnl */
#define CONFIG_USB_GADGET
#define CONFIG_USBDOWNLOAD_GADGET

/* USB TI's IDs */
#define CONFIG_USBD_HS
#define CONFIG_G_DNL_VENDOR_NUM 0x0403
#define CONFIG_G_DNL_PRODUCT_NUM 0xBD00
#define CONFIG_G_DNL_MANUFACTURER "Texas Instruments"

/* USB Device Firmware Update support */
#define CONFIG_DFU_FUNCTION
#define CONFIG_DFU_MMC
#define CONFIG_DFU_NAND
#define CONFIG_CMD_DFU
#define DFU_ALT_INFO_MMC \
	"boot part 0 1;" \
	"rootfs part 0 2;" \
	"MLO fat 0 1;" \
	"MLO.raw mmc 100 100;" \
	"u-boot.img.raw mmc 300 400;" \
	"spl-os-args.raw mmc 80 80;" \
	"spl-os-image.raw mmc 900 2000;" \
	"spl-os-args fat 0 1;" \
	"spl-os-image fat 0 1;" \
	"u-boot.img fat 0 1;" \
	"uEnv.txt fat 0 1"
#define DFU_ALT_INFO_NAND \
	"SPL part 0 1;" \
	"SPL.backup1 part 0 2;" \
	"SPL.backup2 part 0 3;" \
	"SPL.backup3 part 0 4;" \
	"u-boot part 0 5;" \
	"u-boot-spl-os part 0 6;" \
	"kernel part 0 8;" \
	"rootfs part 0 9"

 /* Physical Memory Map */
#define CONFIG_NR_DRAM_BANKS		1		/*  1 bank of DRAM */
#define PHYS_DRAM_1			0x80000000	/* DRAM Bank #1 */
#define CONFIG_MAX_RAM_BANK_SIZE	(1024 << 20)	/* 1GB */

#define CONFIG_SYS_SDRAM_BASE		PHYS_DRAM_1
#define CONFIG_SYS_INIT_SP_ADDR         (NON_SECURE_SRAM_END - \
						GENERATED_GBL_DATA_SIZE)
 /* Platform/Board specific defs */
#define CONFIG_SYS_TIMERBASE		0x48040000	/* Use Timer2 */
#define CONFIG_SYS_PTV			2	/* Divisor: 2^(PTV+1) => 8 */
#define CONFIG_SYS_HZ			1000	/* 1ms clock */

/* NS16550 Configuration */
#define CONFIG_SYS_NS16550
#define CONFIG_SYS_NS16550_SERIAL
#define CONFIG_SYS_NS16550_REG_SIZE	(-4)
#define CONFIG_SYS_NS16550_CLK		(48000000)
#define CONFIG_SYS_NS16550_COM1		0x44e09000	/* Base EVM has UART0 */
#define CONFIG_SYS_NS16550_COM2		0x48022000	/* UART1 */
#define CONFIG_SYS_NS16550_COM3		0x48024000	/* UART2 */
#define CONFIG_SYS_NS16550_COM4		0x481a6000	/* UART3 */
#define CONFIG_SYS_NS16550_COM5		0x481a8000	/* UART4 */
#define CONFIG_SYS_NS16550_COM6		0x481aa000	/* UART5 */

/* I2C Configuration */
#define CONFIG_I2C
#define CONFIG_CMD_I2C
#define CONFIG_HARD_I2C
#define CONFIG_SYS_I2C_SPEED		100000
#define CONFIG_SYS_I2C_SLAVE		1
#define CONFIG_I2C_MULTI_BUS
#define CONFIG_DRIVER_OMAP24XX_I2C
#define CONFIG_CMD_EEPROM
#define CONFIG_ENV_EEPROM_IS_ON_I2C
#define CONFIG_SYS_I2C_EEPROM_ADDR	0x50	/* Main EEPROM */
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN	2
#define CONFIG_SYS_I2C_MULTI_EEPROMS

#define CONFIG_OMAP_GPIO

#define CONFIG_BAUDRATE		115200
#define CONFIG_SYS_BAUDRATE_TABLE	{ 110, 300, 600, 1200, 2400, \
4800, 9600, 14400, 19200, 28800, 38400, 56000, 57600, 115200 }

/* CPU */
#define CONFIG_ARCH_CPU_INIT

#define CONFIG_ENV_OVERWRITE		1
#define CONFIG_SYS_CONSOLE_INFO_QUIET

#define CONFIG_ENV_IS_NOWHERE

/* Defines for SPL */
#define CONFIG_SPL
#define CONFIG_SPL_FRAMEWORK
/*
 * Place the image at the start of the ROM defined image space.
 * We limit our size to the ROM-defined downloaded image area, and use the
 * rest of the space for stack.
 */
#define CONFIG_SPL_TEXT_BASE		0x402F0400
#define CONFIG_SPL_MAX_SIZE		(0x4030C000 - CONFIG_SPL_TEXT_BASE)
#define CONFIG_SPL_STACK		CONFIG_SYS_INIT_SP_ADDR

#define CONFIG_SPL_OS_BOOT

#define CONFIG_SPL_BSS_START_ADDR	0x80a00000
#define CONFIG_SPL_BSS_MAX_SIZE		0x80000		/* 512 KB */

#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR	0x300 /* address 0x60000 */
#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS	0x200 /* 256 KB */
#define CONFIG_SYS_MMC_SD_FAT_BOOT_PARTITION	1
#define CONFIG_SPL_FAT_LOAD_PAYLOAD_NAME	"u-boot.img"

#ifdef CONFIG_SPL_OS_BOOT
/* fat */
#define CONFIG_SPL_FAT_LOAD_KERNEL_NAME		"uImage"
#define CONFIG_SPL_FAT_LOAD_ARGS_NAME		"args"
#define CONFIG_SYS_SPL_ARGS_ADDR		(PHYS_DRAM_1 + 0x100)

/* raw mmc */
#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR	0x900	/* address 0x120000 */
#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR	0x80	/* address 0x10000 */
#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS	0x80	/* 64KiB */

/* nand */
#define CONFIG_CMD_SPL_NAND_OFS			0x240000 /* end of u-boot */
#define CONFIG_SYS_NAND_SPL_KERNEL_OFFS		0x280000
#define CONFIG_CMD_SPL_WRITE_SIZE		0x1000

/* spl export command */
#define CONFIG_CMD_SPL
#endif

#define CONFIG_SPL_MMC_SUPPORT
#define CONFIG_SPL_FAT_SUPPORT
#define CONFIG_SPL_I2C_SUPPORT

#define CONFIG_SPL_LIBCOMMON_SUPPORT
#define CONFIG_SPL_LIBDISK_SUPPORT
#define CONFIG_SPL_LIBGENERIC_SUPPORT
#define CONFIG_SPL_SERIAL_SUPPORT
#define CONFIG_SPL_GPIO_SUPPORT
#define CONFIG_SPL_YMODEM_SUPPORT
#define CONFIG_SPL_NET_SUPPORT
#define CONFIG_SPL_ENV_SUPPORT
#define CONFIG_SPL_NET_VCI_STRING	"AM335x U-Boot SPL"
#define CONFIG_SPL_ETH_SUPPORT
#define CONFIG_SPL_SPI_SUPPORT
#define CONFIG_SPL_SPI_FLASH_SUPPORT
#define CONFIG_SPL_SPI_LOAD
#define CONFIG_SPL_SPI_BUS		0
#define CONFIG_SPL_SPI_CS		0
#define CONFIG_SYS_SPI_U_BOOT_OFFS	0x80000
#define CONFIG_SPL_MUSB_NEW_SUPPORT
#define CONFIG_SPL_LDSCRIPT		"$(CPUDIR)/am33xx/u-boot-spl.lds"

#define CONFIG_SPL_BOARD_INIT
#define CONFIG_SPL_NAND_AM33XX_BCH
#define CONFIG_SPL_NAND_SUPPORT
#define CONFIG_SPL_NAND_BASE
#define CONFIG_SPL_NAND_DRIVERS
#define CONFIG_SPL_NAND_ECC
#define CONFIG_SYS_NAND_5_ADDR_CYCLE
#define CONFIG_SYS_NAND_PAGE_COUNT	(CONFIG_SYS_NAND_BLOCK_SIZE / \
					 CONFIG_SYS_NAND_PAGE_SIZE)
#define CONFIG_SYS_NAND_PAGE_SIZE	2048
#define CONFIG_SYS_NAND_OOBSIZE		64
#define CONFIG_SYS_NAND_BLOCK_SIZE	(128*1024)
#define CONFIG_SYS_NAND_BAD_BLOCK_POS	NAND_LARGE_BADBLOCK_POS
#define CONFIG_SYS_NAND_ECCPOS		{ 2, 3, 4, 5, 6, 7, 8, 9, \
					 10, 11, 12, 13, 14, 15, 16, 17, \
					 18, 19, 20, 21, 22, 23, 24, 25, \
					 26, 27, 28, 29, 30, 31, 32, 33, \
					 34, 35, 36, 37, 38, 39, 40, 41, \
					 42, 43, 44, 45, 46, 47, 48, 49, \
					 50, 51, 52, 53, 54, 55, 56, 57, }

#define CONFIG_SYS_NAND_ECCSIZE		512
#define CONFIG_SYS_NAND_ECCBYTES	14

#define CONFIG_SYS_NAND_U_BOOT_START	CONFIG_SYS_TEXT_BASE

#define CONFIG_SYS_NAND_U_BOOT_OFFS	0x80000

/*
 * 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
 * 64 bytes before this address should be set aside for u-boot.img's
 * header. That is 0x800FFFC0--0x80100000 should not be used for any
 * other needs.
 */
#define CONFIG_SYS_TEXT_BASE		0x80800000
#define CONFIG_SYS_SPL_MALLOC_START	0x80a08000
#define CONFIG_SYS_SPL_MALLOC_SIZE	0x100000

/* Since SPL did pll and ddr initialization for us,
 * we don't need to do it twice.
 */
#ifndef CONFIG_SPL_BUILD
#define CONFIG_SKIP_LOWLEVEL_INIT
#endif

/*
 * USB configuration
 */
#define CONFIG_USB_MUSB_DSPS
#define CONFIG_ARCH_MISC_INIT
#define CONFIG_MUSB_GADGET
#define CONFIG_MUSB_PIO_ONLY
#define CONFIG_MUSB_DISABLE_BULK_COMBINE_SPLIT
#define CONFIG_USB_GADGET_DUALSPEED
#define CONFIG_USB_GADGET_VBUS_DRAW	2
#define CONFIG_MUSB_HOST
#define CONFIG_AM335X_USB0
#define CONFIG_AM335X_USB0_MODE	MUSB_PERIPHERAL
#define CONFIG_AM335X_USB1
#define CONFIG_AM335X_USB1_MODE MUSB_HOST

#ifdef CONFIG_MUSB_HOST
#define CONFIG_CMD_USB
#define CONFIG_USB_STORAGE
#endif

#ifdef CONFIG_MUSB_GADGET
#define CONFIG_USB_ETHER
#define CONFIG_USB_ETH_RNDIS
#define CONFIG_USBNET_HOST_ADDR	"de:ad:be:af:00:00"
#endif /* CONFIG_MUSB_GADGET */

#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_USBETH_SUPPORT)
/* disable host part of MUSB in SPL */
#undef CONFIG_MUSB_HOST
/*
 * Disable CPSW SPL support so we fit within the 101KiB limit.
 */
#undef CONFIG_SPL_ETH_SUPPORT
#endif

/*
 * Default to using SPI for environment, etc.  We have multiple copies
 * of SPL as the ROM will check these locations.
 * 0x0 - 0x20000 : First copy of SPL
 * 0x20000 - 0x40000 : Second copy of SPL
 * 0x40000 - 0x60000 : Third copy of SPL
 * 0x60000 - 0x80000 : Fourth copy of SPL
 * 0x80000 - 0xDF000 : U-Boot
 * 0xDF000 - 0xE0000 : U-Boot Environment
 * 0xE0000 - 0x442000 : Linux Kernel
 * 0x442000 - 0x800000 : Userland
 */
#if defined(CONFIG_SPI_BOOT)
# undef CONFIG_ENV_IS_NOWHERE
# define CONFIG_ENV_IS_IN_SPI_FLASH
# define CONFIG_ENV_SPI_MAX_HZ		CONFIG_SF_DEFAULT_SPEED
# define CONFIG_ENV_OFFSET		(892 << 10) /* 892 KiB in */
# define CONFIG_ENV_SECT_SIZE		(4 << 10) /* 4 KB sectors */
#endif /* SPI support */

/* Unsupported features */
#undef CONFIG_USE_IRQ

#define CONFIG_CMD_NET
#define CONFIG_CMD_DHCP
#define CONFIG_CMD_PING
#define CONFIG_DRIVER_TI_CPSW
#define CONFIG_MII
#define CONFIG_BOOTP_DEFAULT
#define CONFIG_BOOTP_DNS
#define CONFIG_BOOTP_DNS2
#define CONFIG_BOOTP_SEND_HOSTNAME
#define CONFIG_BOOTP_GATEWAY
#define CONFIG_BOOTP_SUBNETMASK
#define CONFIG_NET_RETRY_COUNT         10
#define CONFIG_NET_MULTI
#define CONFIG_PHY_GIGE
#define CONFIG_PHYLIB
#define CONFIG_PHY_ADDR			0
#define CONFIG_PHY_SMSC

#define CONFIG_NAND
/* NAND support */
#ifdef CONFIG_NAND
#define CONFIG_CMD_NAND
#define CONFIG_CMD_MTDPARTS
#define MTDIDS_DEFAULT			"nand0=omap2-nand.0"
#define MTDPARTS_DEFAULT		"mtdparts=omap2-nand.0:128k(SPL)," \
					"128k(SPL.backup1)," \
					"128k(SPL.backup2)," \
					"128k(SPL.backup3),1792k(u-boot)," \
					"128k(u-boot-spl-os)," \
					"128k(u-boot-env),5m(kernel),-(rootfs)"
#define CONFIG_NAND_OMAP_GPMC
#define GPMC_NAND_ECC_LP_x16_LAYOUT	1
#define CONFIG_SYS_NAND_BASE		(0x08000000)	/* physical address */
							/* to access nand at */
							/* CS0 */
#define CONFIG_SYS_MAX_NAND_DEVICE	1		/* Max number of NAND
							   devices */
#if !defined(CONFIG_SPI_BOOT)
#undef CONFIG_ENV_IS_NOWHERE
#define CONFIG_ENV_IS_IN_NAND
#define CONFIG_ENV_OFFSET		0x260000 /* environment starts here */
#define CONFIG_SYS_ENV_SECT_SIZE	(128 << 10)	/* 128 KiB */
#endif
#endif

#endif	/* ! __CONFIG_AM335X_EVM_H */
Commit	Line	Data
5289e83a CN	1	/*
	2	* am335x_evm.h
	3	*
	4	* Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
	5	*
	6	* This program is free software; you can redistribute it and/or
	7	* modify it under the terms of the GNU General Public License as
	8	* published by the Free Software Foundation version 2.
	9	*
	10	* This program is distributed "as is" WITHOUT ANY WARRANTY of any
	11	* kind, whether express or implied; without even the implied warranty
	12	* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	13	* GNU General Public License for more details.
	14	*/
	15
	16	#ifndef __CONFIG_AM335X_EVM_H
	17	#define __CONFIG_AM335X_EVM_H
	18
f16da746	19	#define CONFIG_AM33XX
4a0eb757	20	#define CONFIG_OMAP
5289e83a	21
98f92001	22	#include <asm/arch/omap.h>
5289e83a	23
93042960 CN	24	#define CONFIG_DMA_COHERENT
	25	#define CONFIG_DMA_COHERENT_SIZE (1 << 20)
	26
7bf038ec TR	27	#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
	28	#define CONFIG_SYS_MALLOC_LEN (1024 << 10)
	29	#define CONFIG_SYS_LONGHELP /* undef to save memory */
	30	#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
750b4bfe	31	#define CONFIG_SYS_PROMPT "U-Boot# "
044fc14b	32	#define CONFIG_BOARD_LATE_INIT
5289e83a	33	#define CONFIG_SYS_NO_FLASH
a88f70b9	34	#define MACH_TYPE_TIAM335EVM 3589 /* Until the next sync */
5289e83a CN	35	#define CONFIG_MACH_TYPE MACH_TYPE_TIAM335EVM
5289e83a CN	36
7bf038ec	37	#define CONFIG_OF_LIBFDT
d446c903	38	#define CONFIG_CMD_BOOTZ
7bf038ec TR	39	#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
	40	#define CONFIG_SETUP_MEMORY_TAGS
	41	#define CONFIG_INITRD_TAG
	42
559eae1c PA	43	#define CONFIG_SYS_CACHELINE_SIZE 64
559eae1c PA	44
7bf038ec TR	45	/* commands to include */
	46	#include <config_cmd_default.h>
	47
5289e83a CN	48	#define CONFIG_CMD_ASKENV
	49	#define CONFIG_VERSION_VARIABLE
	50
	51	/* set to negative value for no autoboot */
3580777b	52	#define CONFIG_BOOTDELAY 1
044fc14b TR	53	#define CONFIG_ENV_VARS_UBOOT_CONFIG
044fc14b TR	54	#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
a32f42f6	55	#ifndef CONFIG_SPL_BUILD
5289e83a	56	#define CONFIG_EXTRA_ENV_SETTINGS \
7bf038ec TR	57	"loadaddr=0x80200000\0" \
7bf038ec TR	58	"fdtaddr=0x80F80000\0" \
f170899f	59	"fdt_high=0xffffffff\0" \
7bf038ec	60	"rdaddr=0x81000000\0" \
951d5827 KK	61	"bootdir=/boot\0" \
951d5827 KK	62	"bootfile=uImage\0" \
a7143215	63	"fdtfile=undefined\0" \
7bf038ec TR	64	"console=ttyO0,115200n8\0" \
7bf038ec TR	65	"optargs=\0" \
af5666c8 TR	66	"mtdids=" MTDIDS_DEFAULT "\0" \
af5666c8 TR	67	"mtdparts=" MTDPARTS_DEFAULT "\0" \
ef4e9fc6 PA	68	"dfu_alt_info_mmc=" DFU_ALT_INFO_MMC "\0" \
	69	"dfu_alt_info_emmc=rawemmc mmc 0 3751936\0" \
	70	"dfu_alt_info_nand=" DFU_ALT_INFO_NAND "\0" \
7bf038ec	71	"mmcdev=0\0" \
3580777b	72	"mmcroot=/dev/mmcblk0p2 ro\0" \
7bf038ec	73	"mmcrootfstype=ext4 rootwait\0" \
73a27a84	74	"bootpart=0:2\0" \
73c1f4af CM	75	"nandroot=ubi0:rootfs rw ubi.mtd=7,2048\0" \
	76	"nandrootfstype=ubifs rootwait=1\0" \
	77	"nandsrcaddr=0x280000\0" \
	78	"nandimgsize=0x500000\0" \
abdd178d CM	79	"rootpath=/export/rootfs\0" \
	80	"nfsopts=nolock\0" \
	81	"static_ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}" \
	82	"::off\0" \
7bf038ec TR	83	"ramroot=/dev/ram0 rw ramdisk_size=65536 initrd=${rdaddr},64M\0" \
	84	"ramrootfstype=ext2\0" \
	85	"mmcargs=setenv bootargs console=${console} " \
	86	"${optargs} " \
	87	"root=${mmcroot} " \
	88	"rootfstype=${mmcrootfstype}\0" \
73c1f4af CM	89	"nandargs=setenv bootargs console=${console} " \
	90	"${optargs} " \
	91	"root=${nandroot} " \
	92	"rootfstype=${nandrootfstype}\0" \
63ba7c66 CM	93	"spiroot=/dev/mtdblock4 rw\0" \
	94	"spirootfstype=jffs2\0" \
	95	"spisrcaddr=0xe0000\0" \
	96	"spiimgsize=0x362000\0" \
	97	"spibusno=0\0" \
	98	"spiargs=setenv bootargs console=${console} " \
	99	"${optargs} " \
	100	"root=${spiroot} " \
	101	"rootfstype=${spirootfstype}\0" \
abdd178d CM	102	"netargs=setenv bootargs console=${console} " \
	103	"${optargs} " \
	104	"root=/dev/nfs " \
	105	"nfsroot=${serverip}:${rootpath},${nfsopts} rw " \
	106	"ip=dhcp\0" \
7bf038ec	107	"bootenv=uEnv.txt\0" \
73a27a84	108	"loadbootenv=load mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \
7bf038ec TR	109	"importbootenv=echo Importing environment from mmc ...; " \
	110	"env import -t $loadaddr $filesize\0" \
	111	"ramargs=setenv bootargs console=${console} " \
	112	"${optargs} " \
	113	"root=${ramroot} " \
	114	"rootfstype=${ramrootfstype}\0" \
73a27a84	115	"loadramdisk=load mmc ${mmcdev} ${rdaddr} ramdisk.gz\0" \
951d5827 KK	116	"loaduimage=load mmc ${bootpart} ${loadaddr} ${bootdir}/${bootfile}\0" \
951d5827 KK	117	"loadfdt=load mmc ${bootpart} ${fdtaddr} ${bootdir}/${fdtfile}\0" \
7bf038ec TR	118	"mmcboot=echo Booting from mmc ...; " \
7bf038ec TR	119	"run mmcargs; " \
951d5827	120	"bootm ${loadaddr} - ${fdtaddr}\0" \
73c1f4af CM	121	"nandboot=echo Booting from nand ...; " \
	122	"run nandargs; " \
	123	"nand read ${loadaddr} ${nandsrcaddr} ${nandimgsize}; " \
	124	"bootm ${loadaddr}\0" \
63ba7c66 CM	125	"spiboot=echo Booting from spi ...; " \
	126	"run spiargs; " \
	127	"sf probe ${spibusno}:0; " \
	128	"sf read ${loadaddr} ${spisrcaddr} ${spiimgsize}; " \
	129	"bootm ${loadaddr}\0" \
abdd178d CM	130	"netboot=echo Booting from network ...; " \
	131	"setenv autoload no; " \
	132	"dhcp; " \
	133	"tftp ${loadaddr} ${bootfile}; " \
951d5827	134	"tftp ${fdtaddr} ${fdtfile}; " \
abdd178d	135	"run netargs; " \
951d5827	136	"bootm ${loadaddr} - ${fdtaddr}\0" \
7bf038ec TR	137	"ramboot=echo Booting from ramdisk ...; " \
7bf038ec TR	138	"run ramargs; " \
951d5827	139	"bootm ${loadaddr} ${rdaddr} ${fdtaddr}\0" \
044fc14b TR	140	"findfdt="\
	141	"if test $board_name = A335BONE; then " \
	142	"setenv fdtfile am335x-bone.dtb; fi; " \
20775906 KK	143	"if test $board_name = A335BNLT; then " \
20775906 KK	144	"setenv fdtfile am335x-boneblack.dtb; fi; " \
044fc14b TR	145	"if test $board_name = A33515BB; then " \
	146	"setenv fdtfile am335x-evm.dtb; fi; " \
	147	"if test $board_name = A335X_SK; then " \
20cb5fbe	148	"setenv fdtfile am335x-evmsk.dtb; fi; " \
a7143215 DM	149	"if test $fdtfile = undefined; then " \
a7143215 DM	150	"echo WARNING: Could not determine device tree to use; fi; \0"
a32f42f6 TR	151	#endif
a32f42f6 TR	152
7bf038ec	153	#define CONFIG_BOOTCOMMAND \
951d5827	154	"run findfdt; " \
66968110	155	"mmc dev ${mmcdev}; if mmc rescan; then " \
7bf038ec TR	156	"echo SD/MMC found on device ${mmcdev};" \
	157	"if run loadbootenv; then " \
	158	"echo Loaded environment from ${bootenv};" \
	159	"run importbootenv;" \
	160	"fi;" \
	161	"if test -n $uenvcmd; then " \
	162	"echo Running uenvcmd ...;" \
	163	"run uenvcmd;" \
	164	"fi;" \
	165	"if run loaduimage; then " \
951d5827	166	"run loadfdt;" \
7bf038ec TR	167	"run mmcboot;" \
7bf038ec TR	168	"fi;" \
73c1f4af CM	169	"else " \
73c1f4af CM	170	"run nandboot;" \
7bf038ec	171	"fi;" \
5289e83a CN	172
	173	/* Clock Defines */
	174	#define V_OSCK 24000000 /* Clock output from T2 */
750b4bfe	175	#define V_SCLK (V_OSCK)
5289e83a	176
5289e83a CN	177	#define CONFIG_CMD_ECHO
5289e83a CN	178
ef4e9fc6 PA	179	/* We set the max number of command args high to avoid HUSH bugs. */
ef4e9fc6 PA	180	#define CONFIG_SYS_MAXARGS 64
5289e83a CN	181
	182	/* Console I/O Buffer Size */
	183	#define CONFIG_SYS_CBSIZE 512
	184
	185	/* Print Buffer Size */
	186	#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE \
	187	+ sizeof(CONFIG_SYS_PROMPT) + 16)
	188
	189	/* Boot Argument Buffer Size */
	190	#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
	191
	192	/*
	193	* memtest works on 8 MB in DRAM after skipping 32MB from
	194	* start addr of ram disk
	195	*/
	196	#define CONFIG_SYS_MEMTEST_START (PHYS_DRAM_1 + (64 * 1024 * 1024))
	197	#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START \
	198	+ (8 * 1024 * 1024))
	199
5289e83a	200	#define CONFIG_SYS_LOAD_ADDR 0x81000000 /* Default load address */
5289e83a	201
876bdd6d CN	202	#define CONFIG_MMC
	203	#define CONFIG_GENERIC_MMC
	204	#define CONFIG_OMAP_HSMMC
	205	#define CONFIG_CMD_MMC
	206	#define CONFIG_DOS_PARTITION
	207	#define CONFIG_CMD_FAT
ef4e9fc6	208	#define CONFIG_FAT_WRITE
876bdd6d	209	#define CONFIG_CMD_EXT2
73a27a84 KK	210	#define CONFIG_CMD_EXT4
73a27a84 KK	211	#define CONFIG_CMD_FS_GENERIC
876bdd6d	212
a4a99fff TR	213	#define CONFIG_SPI
	214	#define CONFIG_OMAP3_SPI
	215	#define CONFIG_MTD_DEVICE
	216	#define CONFIG_SPI_FLASH
	217	#define CONFIG_SPI_FLASH_WINBOND
	218	#define CONFIG_CMD_SF
	219	#define CONFIG_SF_DEFAULT_SPEED (24000000)
	220
ef4e9fc6 PA	221	/* USB Composite download gadget - g_dnl */
	222	#define CONFIG_USB_GADGET
	223	#define CONFIG_USBDOWNLOAD_GADGET
	224
	225	/* USB TI's IDs */
	226	#define CONFIG_USBD_HS
	227	#define CONFIG_G_DNL_VENDOR_NUM 0x0403
	228	#define CONFIG_G_DNL_PRODUCT_NUM 0xBD00
	229	#define CONFIG_G_DNL_MANUFACTURER "Texas Instruments"
	230
	231	/* USB Device Firmware Update support */
	232	#define CONFIG_DFU_FUNCTION
	233	#define CONFIG_DFU_MMC
	234	#define CONFIG_DFU_NAND
	235	#define CONFIG_CMD_DFU
	236	#define DFU_ALT_INFO_MMC \
	237	"boot part 0 1;" \
	238	"rootfs part 0 2;" \
	239	"MLO fat 0 1;" \
	240	"MLO.raw mmc 100 100;" \
d7895993 TR	241	"u-boot.img.raw mmc 300 400;" \
	242	"spl-os-args.raw mmc 80 80;" \
	243	"spl-os-image.raw mmc 900 2000;" \
	244	"spl-os-args fat 0 1;" \
	245	"spl-os-image fat 0 1;" \
ef4e9fc6 PA	246	"u-boot.img fat 0 1;" \
	247	"uEnv.txt fat 0 1"
	248	#define DFU_ALT_INFO_NAND \
	249	"SPL part 0 1;" \
	250	"SPL.backup1 part 0 2;" \
	251	"SPL.backup2 part 0 3;" \
	252	"SPL.backup3 part 0 4;" \
	253	"u-boot part 0 5;" \
d7895993 TR	254	"u-boot-spl-os part 0 6;" \
	255	"kernel part 0 8;" \
	256	"rootfs part 0 9"
ef4e9fc6	257
5289e83a CN	258	/* Physical Memory Map */
	259	#define CONFIG_NR_DRAM_BANKS 1 /* 1 bank of DRAM */
	260	#define PHYS_DRAM_1 0x80000000 /* DRAM Bank #1 */
5289e83a CN	261	#define CONFIG_MAX_RAM_BANK_SIZE (1024 << 20) /* 1GB */
	262
	263	#define CONFIG_SYS_SDRAM_BASE PHYS_DRAM_1
41aebf81	264	#define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \
5289e83a CN	265	GENERATED_GBL_DATA_SIZE)
5289e83a CN	266	/* Platform/Board specific defs */
5289e83a CN	267	#define CONFIG_SYS_TIMERBASE 0x48040000 /* Use Timer2 */
5289e83a CN	268	#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
15191c91	269	#define CONFIG_SYS_HZ 1000 /* 1ms clock */
5289e83a CN	270
	271	/* NS16550 Configuration */
	272	#define CONFIG_SYS_NS16550
	273	#define CONFIG_SYS_NS16550_SERIAL
	274	#define CONFIG_SYS_NS16550_REG_SIZE (-4)
	275	#define CONFIG_SYS_NS16550_CLK (48000000)
	276	#define CONFIG_SYS_NS16550_COM1 0x44e09000 /* Base EVM has UART0 */
c3f8318f AB	277	#define CONFIG_SYS_NS16550_COM2 0x48022000 /* UART1 */
	278	#define CONFIG_SYS_NS16550_COM3 0x48024000 /* UART2 */
	279	#define CONFIG_SYS_NS16550_COM4 0x481a6000 /* UART3 */
	280	#define CONFIG_SYS_NS16550_COM5 0x481a8000 /* UART4 */
	281	#define CONFIG_SYS_NS16550_COM6 0x481aa000 /* UART5 */
5289e83a	282
b4116ede PR	283	/* I2C Configuration */
	284	#define CONFIG_I2C
	285	#define CONFIG_CMD_I2C
	286	#define CONFIG_HARD_I2C
	287	#define CONFIG_SYS_I2C_SPEED 100000
	288	#define CONFIG_SYS_I2C_SLAVE 1
d3decdeb	289	#define CONFIG_I2C_MULTI_BUS
b4116ede	290	#define CONFIG_DRIVER_OMAP24XX_I2C
726c05d2	291	#define CONFIG_CMD_EEPROM
a4a99fff	292	#define CONFIG_ENV_EEPROM_IS_ON_I2C
726c05d2 TR	293	#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* Main EEPROM */
	294	#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
	295	#define CONFIG_SYS_I2C_MULTI_EEPROMS
b4116ede	296
308252ad MV	297	#define CONFIG_OMAP_GPIO
308252ad MV	298
5289e83a CN	299	#define CONFIG_BAUDRATE 115200
	300	#define CONFIG_SYS_BAUDRATE_TABLE { 110, 300, 600, 1200, 2400, \
	301	4800, 9600, 14400, 19200, 28800, 38400, 56000, 57600, 115200 }
	302
47c6ea07 S	303	/* CPU */
	304	#define CONFIG_ARCH_CPU_INIT
	305
c3f8318f	306	#define CONFIG_ENV_OVERWRITE 1
5289e83a CN	307	#define CONFIG_SYS_CONSOLE_INFO_QUIET
	308
	309	#define CONFIG_ENV_IS_NOWHERE
	310
8a8f084e CN	311	/* Defines for SPL */
8a8f084e CN	312	#define CONFIG_SPL
47f7bcae	313	#define CONFIG_SPL_FRAMEWORK
320d9746	314	/*
edfcf85a	315	* Place the image at the start of the ROM defined image space.
320d9746 TR	316	* We limit our size to the ROM-defined downloaded image area, and use the
	317	* rest of the space for stack.
	318	*/
edfcf85a	319	#define CONFIG_SPL_TEXT_BASE 0x402F0400
320d9746	320	#define CONFIG_SPL_MAX_SIZE (0x4030C000 - CONFIG_SPL_TEXT_BASE)
41aebf81	321	#define CONFIG_SPL_STACK CONFIG_SYS_INIT_SP_ADDR
8a8f084e	322
12d7a474 PK	323	#define CONFIG_SPL_OS_BOOT
	324
	325	#define CONFIG_SPL_BSS_START_ADDR 0x80a00000
8a8f084e CN	326	#define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KB */
	327
	328	#define CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR 0x300 /* address 0x60000 */
	329	#define CONFIG_SYS_U_BOOT_MAX_SIZE_SECTORS 0x200 /* 256 KB */
	330	#define CONFIG_SYS_MMC_SD_FAT_BOOT_PARTITION 1
	331	#define CONFIG_SPL_FAT_LOAD_PAYLOAD_NAME "u-boot.img"
12d7a474 PK	332
	333	#ifdef CONFIG_SPL_OS_BOOT
	334	/* fat */
	335	#define CONFIG_SPL_FAT_LOAD_KERNEL_NAME "uImage"
	336	#define CONFIG_SPL_FAT_LOAD_ARGS_NAME "args"
	337	#define CONFIG_SYS_SPL_ARGS_ADDR (PHYS_DRAM_1 + 0x100)
	338
	339	/* raw mmc */
3afd8e08 TR	340	#define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x900 /* address 0x120000 */
	341	#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x80 /* address 0x10000 */
	342	#define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS 0x80 /* 64KiB */
12d7a474 PK	343
	344	/* nand */
	345	#define CONFIG_CMD_SPL_NAND_OFS 0x240000 /* end of u-boot */
	346	#define CONFIG_SYS_NAND_SPL_KERNEL_OFFS 0x280000
	347	#define CONFIG_CMD_SPL_WRITE_SIZE 0x1000
	348
	349	/* spl export command */
	350	#define CONFIG_CMD_SPL
	351	#endif
	352
8a8f084e CN	353	#define CONFIG_SPL_MMC_SUPPORT
8a8f084e CN	354	#define CONFIG_SPL_FAT_SUPPORT
b4116ede	355	#define CONFIG_SPL_I2C_SUPPORT
8a8f084e CN	356
	357	#define CONFIG_SPL_LIBCOMMON_SUPPORT
	358	#define CONFIG_SPL_LIBDISK_SUPPORT
	359	#define CONFIG_SPL_LIBGENERIC_SUPPORT
	360	#define CONFIG_SPL_SERIAL_SUPPORT
16e41c85	361	#define CONFIG_SPL_GPIO_SUPPORT
763cf0a3	362	#define CONFIG_SPL_YMODEM_SUPPORT
6feb4e9d	363	#define CONFIG_SPL_NET_SUPPORT
ba1bee43	364	#define CONFIG_SPL_ENV_SUPPORT
6feb4e9d IY	365	#define CONFIG_SPL_NET_VCI_STRING "AM335x U-Boot SPL"
6feb4e9d IY	366	#define CONFIG_SPL_ETH_SUPPORT
69916bcf TR	367	#define CONFIG_SPL_SPI_SUPPORT
	368	#define CONFIG_SPL_SPI_FLASH_SUPPORT
	369	#define CONFIG_SPL_SPI_LOAD
	370	#define CONFIG_SPL_SPI_BUS 0
	371	#define CONFIG_SPL_SPI_CS 0
4adfcd68	372	#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x80000
c0e66793	373	#define CONFIG_SPL_MUSB_NEW_SUPPORT
65cdd643	374	#define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/am33xx/u-boot-spl.lds"
8a8f084e	375
b4606c6c IY	376	#define CONFIG_SPL_BOARD_INIT
	377	#define CONFIG_SPL_NAND_AM33XX_BCH
	378	#define CONFIG_SPL_NAND_SUPPORT
79f38777 AA	379	#define CONFIG_SPL_NAND_BASE
	380	#define CONFIG_SPL_NAND_DRIVERS
	381	#define CONFIG_SPL_NAND_ECC
b4606c6c IY	382	#define CONFIG_SYS_NAND_5_ADDR_CYCLE
	383	#define CONFIG_SYS_NAND_PAGE_COUNT (CONFIG_SYS_NAND_BLOCK_SIZE / \
	384	CONFIG_SYS_NAND_PAGE_SIZE)
	385	#define CONFIG_SYS_NAND_PAGE_SIZE 2048
	386	#define CONFIG_SYS_NAND_OOBSIZE 64
	387	#define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024)
	388	#define CONFIG_SYS_NAND_BAD_BLOCK_POS NAND_LARGE_BADBLOCK_POS
	389	#define CONFIG_SYS_NAND_ECCPOS { 2, 3, 4, 5, 6, 7, 8, 9, \
	390	10, 11, 12, 13, 14, 15, 16, 17, \
	391	18, 19, 20, 21, 22, 23, 24, 25, \
	392	26, 27, 28, 29, 30, 31, 32, 33, \
	393	34, 35, 36, 37, 38, 39, 40, 41, \
	394	42, 43, 44, 45, 46, 47, 48, 49, \
	395	50, 51, 52, 53, 54, 55, 56, 57, }
	396
	397	#define CONFIG_SYS_NAND_ECCSIZE 512
	398	#define CONFIG_SYS_NAND_ECCBYTES 14
	399
15191c91	400	#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
b4606c6c IY	401
	402	#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000
	403
8a8f084e CN	404	/*
	405	* 1MB into the SDRAM to allow for SPL's bss at the beginning of SDRAM
	406	* 64 bytes before this address should be set aside for u-boot.img's
	407	* header. That is 0x800FFFC0--0x80100000 should not be used for any
	408	* other needs.
	409	*/
	410	#define CONFIG_SYS_TEXT_BASE 0x80800000
12d7a474	411	#define CONFIG_SYS_SPL_MALLOC_START 0x80a08000
8a8f084e CN	412	#define CONFIG_SYS_SPL_MALLOC_SIZE 0x100000
	413
	414	/* Since SPL did pll and ddr initialization for us,
	415	* we don't need to do it twice.
	416	*/
	417	#ifndef CONFIG_SPL_BUILD
	418	#define CONFIG_SKIP_LOWLEVEL_INIT
	419	#endif
5289e83a	420
d2aa1154 IY	421	/*
	422	* USB configuration
	423	*/
	424	#define CONFIG_USB_MUSB_DSPS
	425	#define CONFIG_ARCH_MISC_INIT
	426	#define CONFIG_MUSB_GADGET
	427	#define CONFIG_MUSB_PIO_ONLY
4de602f2	428	#define CONFIG_MUSB_DISABLE_BULK_COMBINE_SPLIT
d2aa1154	429	#define CONFIG_USB_GADGET_DUALSPEED
ef4e9fc6	430	#define CONFIG_USB_GADGET_VBUS_DRAW 2
d2aa1154 IY	431	#define CONFIG_MUSB_HOST
	432	#define CONFIG_AM335X_USB0
	433	#define CONFIG_AM335X_USB0_MODE MUSB_PERIPHERAL
	434	#define CONFIG_AM335X_USB1
	435	#define CONFIG_AM335X_USB1_MODE MUSB_HOST
	436
	437	#ifdef CONFIG_MUSB_HOST
	438	#define CONFIG_CMD_USB
	439	#define CONFIG_USB_STORAGE
	440	#endif
	441
	442	#ifdef CONFIG_MUSB_GADGET
	443	#define CONFIG_USB_ETHER
	444	#define CONFIG_USB_ETH_RNDIS
c0e66793	445	#define CONFIG_USBNET_HOST_ADDR "de:ad:be:af:00:00"
d2aa1154 IY	446	#endif /* CONFIG_MUSB_GADGET */
d2aa1154 IY	447
c0e66793 IY	448	#if defined(CONFIG_SPL_BUILD) && defined(CONFIG_SPL_USBETH_SUPPORT)
	449	/* disable host part of MUSB in SPL */
	450	#undef CONFIG_MUSB_HOST
	451	/*
98bc1228	452	* Disable CPSW SPL support so we fit within the 101KiB limit.
c0e66793 IY	453	*/
c0e66793 IY	454	#undef CONFIG_SPL_ETH_SUPPORT
c0e66793 IY	455	#endif
c0e66793 IY	456
4adfcd68 TR	457	/*
	458	* Default to using SPI for environment, etc. We have multiple copies
	459	* of SPL as the ROM will check these locations.
	460	* 0x0 - 0x20000 : First copy of SPL
	461	* 0x20000 - 0x40000 : Second copy of SPL
	462	* 0x40000 - 0x60000 : Third copy of SPL
	463	* 0x60000 - 0x80000 : Fourth copy of SPL
	464	* 0x80000 - 0xDF000 : U-Boot
	465	* 0xDF000 - 0xE0000 : U-Boot Environment
	466	* 0xE0000 - 0x442000 : Linux Kernel
	467	* 0x442000 - 0x800000 : Userland
	468	*/
	469	#if defined(CONFIG_SPI_BOOT)
	470	# undef CONFIG_ENV_IS_NOWHERE
	471	# define CONFIG_ENV_IS_IN_SPI_FLASH
	472	# define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
	473	# define CONFIG_ENV_OFFSET (892 << 10) /* 892 KiB in */
	474	# define CONFIG_ENV_SECT_SIZE (4 << 10) /* 4 KB sectors */
	475	#endif /* SPI support */
	476
d2aa1154 IY	477	/* Unsupported features */
	478	#undef CONFIG_USE_IRQ
	479
93042960 CN	480	#define CONFIG_CMD_NET
	481	#define CONFIG_CMD_DHCP
	482	#define CONFIG_CMD_PING
	483	#define CONFIG_DRIVER_TI_CPSW
	484	#define CONFIG_MII
	485	#define CONFIG_BOOTP_DEFAULT
	486	#define CONFIG_BOOTP_DNS
	487	#define CONFIG_BOOTP_DNS2
	488	#define CONFIG_BOOTP_SEND_HOSTNAME
	489	#define CONFIG_BOOTP_GATEWAY
	490	#define CONFIG_BOOTP_SUBNETMASK
	491	#define CONFIG_NET_RETRY_COUNT 10
	492	#define CONFIG_NET_MULTI
	493	#define CONFIG_PHY_GIGE
	494	#define CONFIG_PHYLIB
cdd0729e	495	#define CONFIG_PHY_ADDR 0
c44080b2	496	#define CONFIG_PHY_SMSC
93042960	497
98b5c269 IY	498	#define CONFIG_NAND
	499	/* NAND support */
	500	#ifdef CONFIG_NAND
	501	#define CONFIG_CMD_NAND
af5666c8 TR	502	#define CONFIG_CMD_MTDPARTS
	503	#define MTDIDS_DEFAULT "nand0=omap2-nand.0"
	504	#define MTDPARTS_DEFAULT "mtdparts=omap2-nand.0:128k(SPL)," \
	505	"128k(SPL.backup1)," \
	506	"128k(SPL.backup2)," \
12d7a474 PK	507	"128k(SPL.backup3),1792k(u-boot)," \
12d7a474 PK	508	"128k(u-boot-spl-os)," \
af5666c8	509	"128k(u-boot-env),5m(kernel),-(rootfs)"
98b5c269 IY	510	#define CONFIG_NAND_OMAP_GPMC
	511	#define GPMC_NAND_ECC_LP_x16_LAYOUT 1
	512	#define CONFIG_SYS_NAND_BASE (0x08000000) /* physical address */
	513	/* to access nand at */
	514	/* CS0 */
b4606c6c IY	515	#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND
b4606c6c IY	516	devices */
4adfcd68	517	#if !defined(CONFIG_SPI_BOOT)
b4606c6c IY	518	#undef CONFIG_ENV_IS_NOWHERE
	519	#define CONFIG_ENV_IS_IN_NAND
	520	#define CONFIG_ENV_OFFSET 0x260000 /* environment starts here */
	521	#define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
	522	#endif
4adfcd68	523	#endif
98b5c269	524
5289e83a	525	#endif /* ! __CONFIG_AM335X_EVM_H */