]>
Commit | Line | Data |
---|---|---|
46578cc0 | 1 | /* |
8a316c9b | 2 | * (C) Copyright 2000-2005 |
46578cc0 SR |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. |
4 | * | |
3765b3e7 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
46578cc0 SR |
6 | */ |
7 | ||
8 | /* | |
9 | * board/config.h - configuration options, board specific | |
10 | */ | |
11 | ||
12 | #ifndef __CONFIG_H | |
13 | #define __CONFIG_H | |
14 | ||
46578cc0 SR |
15 | /* |
16 | * High Level Configuration Options | |
17 | * (easy to change) | |
18 | */ | |
19 | ||
20 | #define CONFIG_405EP 1 /* This is a PPC405 CPU */ | |
8a316c9b | 21 | #define CONFIG_BUBINGA 1 /* ...on a BUBINGA board */ |
46578cc0 | 22 | |
2ae18241 WD |
23 | #define CONFIG_SYS_TEXT_BASE 0xFFFC0000 |
24 | ||
490f2040 SR |
25 | /* |
26 | * Include common defines/options for all AMCC eval boards | |
27 | */ | |
28 | #define CONFIG_HOSTNAME bubinga | |
29 | #include "amcc-common.h" | |
30 | ||
46578cc0 SR |
31 | #define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */ |
32 | ||
33 | #define CONFIG_NO_SERIAL_EEPROM | |
34 | /*#undef CONFIG_NO_SERIAL_EEPROM*/ | |
35 | /*----------------------------------------------------------------------------*/ | |
46578cc0 SR |
36 | #ifdef CONFIG_NO_SERIAL_EEPROM |
37 | ||
38 | /* | |
39 | !------------------------------------------------------------------------------- | |
40 | ! Defines for entry options. | |
41 | ! Note: Because the 405EP SDRAM controller does not support ECC, ECC DIMMs that | |
42 | ! are plugged in the board will be utilized as non-ECC DIMMs. | |
43 | !------------------------------------------------------------------------------- | |
44 | */ | |
45 | #define AUTO_MEMORY_CONFIG | |
46 | #define DIMM_READ_ADDR 0xAB | |
47 | #define DIMM_WRITE_ADDR 0xAA | |
48 | ||
49 | /* | |
50 | !------------------------------------------------------------------------------- | |
51 | ! PLL settings for 266MHz CPU, 133MHz PLB/SDRAM, 66MHz EBC, 33MHz PCI, | |
52 | ! assuming a 33MHz input clock to the 405EP from the C9531. | |
53 | !------------------------------------------------------------------------------- | |
54 | */ | |
55 | #define PLLMR0_DEFAULT PLLMR0_266_133_66 | |
56 | #define PLLMR1_DEFAULT PLLMR1_266_133_66 | |
57 | ||
58 | #endif | |
59 | /*----------------------------------------------------------------------------*/ | |
46578cc0 | 60 | |
8a316c9b SR |
61 | /* |
62 | * Define here the location of the environment variables (FLASH or NVRAM). | |
63 | * Note: DENX encourages to use redundant environment in FLASH. NVRAM is only | |
64 | * supported for backward compatibility. | |
65 | */ | |
46578cc0 | 66 | #if 1 |
5a1aceb0 | 67 | #define CONFIG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */ |
46578cc0 | 68 | #else |
9314cee6 | 69 | #define CONFIG_ENV_IS_IN_NVRAM 1 /* use NVRAM for environment vars */ |
46578cc0 SR |
70 | #endif |
71 | ||
490f2040 SR |
72 | /* |
73 | * Default environment variables | |
74 | */ | |
8a316c9b | 75 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
490f2040 SR |
76 | CONFIG_AMCC_DEF_ENV \ |
77 | CONFIG_AMCC_DEF_ENV_PPC \ | |
78 | CONFIG_AMCC_DEF_ENV_NOR_UPD \ | |
8a316c9b SR |
79 | "kernel_addr=fff80000\0" \ |
80 | "ramdisk_addr=fff90000\0" \ | |
8a316c9b | 81 | "" |
8a316c9b | 82 | |
46578cc0 | 83 | #define CONFIG_PHY_ADDR 1 /* PHY address */ |
a00eccfe | 84 | #define CONFIG_HAS_ETH0 |
9e00589b SR |
85 | #define CONFIG_HAS_ETH1 |
86 | #define CONFIG_PHY1_ADDR 2 /* EMAC1 PHY address */ | |
1e25f957 | 87 | |
46578cc0 SR |
88 | #define CONFIG_RTC_DS174x 1 /* use DS1743 RTC in Bubinga */ |
89 | ||
ba2351f9 | 90 | /* |
490f2040 | 91 | * Commands additional to the ones defined in amcc-common.h |
ba2351f9 | 92 | */ |
ba2351f9 | 93 | #define CONFIG_CMD_DATE |
ba2351f9 | 94 | #define CONFIG_CMD_PCI |
ba2351f9 | 95 | #define CONFIG_CMD_SDRAM |
ba2351f9 | 96 | |
46578cc0 SR |
97 | #define CONFIG_SPD_EEPROM 1 /* use SPD EEPROM for setup */ |
98 | ||
46578cc0 | 99 | /* |
6d0f6bcf JCPV |
100 | * If CONFIG_SYS_EXT_SERIAL_CLOCK, then the UART divisor is 1. |
101 | * If CONFIG_SYS_405_UART_ERRATA_59, then UART divisor is 31. | |
102 | * Otherwise, UART divisor is determined by CPU Clock and CONFIG_SYS_BASE_BAUD value. | |
46578cc0 SR |
103 | * The Linux BASE_BAUD define should match this configuration. |
104 | * baseBaud = cpuClock/(uartDivisor*16) | |
6d0f6bcf | 105 | * If CONFIG_SYS_405_UART_ERRATA_59 and 200MHz CPU clock, |
46578cc0 SR |
106 | * set Linux BASE_BAUD to 403200. |
107 | */ | |
550650dd | 108 | #define CONFIG_CONS_INDEX 1 /* Use UART0 */ |
6d0f6bcf JCPV |
109 | #undef CONFIG_SYS_EXT_SERIAL_CLOCK /* external serial clock */ |
110 | #undef CONFIG_SYS_405_UART_ERRATA_59 /* 405GP/CR Rev. D silicon */ | |
111 | #define CONFIG_SYS_BASE_BAUD 691200 | |
46578cc0 | 112 | |
8a316c9b SR |
113 | /*----------------------------------------------------------------------- |
114 | * I2C stuff | |
115 | *----------------------------------------------------------------------- | |
116 | */ | |
880540de | 117 | #define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000 |
46578cc0 | 118 | |
880540de | 119 | #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} } /* avoid i2c probe hangup (?) */ |
6d0f6bcf | 120 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 6 /* 24C02 requires 5ms delay */ |
b828dda6 | 121 | |
ba2351f9 | 122 | #if defined(CONFIG_CMD_EEPROM) |
6d0f6bcf JCPV |
123 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* I2C boot EEPROM (24C02W) */ |
124 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */ | |
b828dda6 SR |
125 | #endif |
126 | ||
46578cc0 SR |
127 | /*----------------------------------------------------------------------- |
128 | * PCI stuff | |
129 | *----------------------------------------------------------------------- | |
130 | */ | |
131 | #define PCI_HOST_ADAPTER 0 /* configure ar pci adapter */ | |
132 | #define PCI_HOST_FORCE 1 /* configure as pci host */ | |
133 | #define PCI_HOST_AUTO 2 /* detected via arbiter enable */ | |
134 | ||
842033e6 | 135 | #define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */ |
46578cc0 | 136 | #define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */ |
8bde7f77 | 137 | /* resource configuration */ |
b828dda6 | 138 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ |
46578cc0 | 139 | |
6d0f6bcf JCPV |
140 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x10e8 /* AMCC */ |
141 | #define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0xcafe /* Whatever */ | |
142 | #define CONFIG_SYS_PCI_CLASSCODE 0x0600 /* PCI Class Code: bridge/host */ | |
143 | #define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */ | |
144 | #define CONFIG_SYS_PCI_PTM1MS 0x80000001 /* 2GB, enable hard-wired to 1 */ | |
145 | #define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */ | |
146 | #define CONFIG_SYS_PCI_PTM2LA 0x00000000 /* disabled */ | |
147 | #define CONFIG_SYS_PCI_PTM2MS 0x00000000 /* disabled */ | |
148 | #define CONFIG_SYS_PCI_PTM2PCI 0x04000000 /* Host: use this pci address */ | |
46578cc0 SR |
149 | |
150 | /*----------------------------------------------------------------------- | |
151 | * External peripheral base address | |
152 | *----------------------------------------------------------------------- | |
153 | */ | |
6d0f6bcf JCPV |
154 | #define CONFIG_SYS_KEY_REG_BASE_ADDR 0xF0100000 |
155 | #define CONFIG_SYS_IR_REG_BASE_ADDR 0xF0200000 | |
156 | #define CONFIG_SYS_FPGA_REG_BASE_ADDR 0xF0300000 | |
46578cc0 SR |
157 | |
158 | /*----------------------------------------------------------------------- | |
159 | * Start addresses for the final memory configuration | |
160 | * (Set up by the startup code) | |
46578cc0 | 161 | */ |
6d0f6bcf | 162 | #define CONFIG_SYS_SRAM_BASE 0xFFF00000 |
bf560807 | 163 | #define CONFIG_SYS_SRAM_SIZE (256 << 10) |
6d0f6bcf | 164 | #define CONFIG_SYS_FLASH_BASE 0xFFF80000 |
8a316c9b | 165 | |
46578cc0 SR |
166 | /*----------------------------------------------------------------------- |
167 | * FLASH organization | |
168 | */ | |
6d0f6bcf JCPV |
169 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
170 | #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */ | |
46578cc0 | 171 | |
6d0f6bcf JCPV |
172 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ |
173 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */ | |
46578cc0 | 174 | |
6d0f6bcf JCPV |
175 | #define CONFIG_SYS_FLASH_ADDR0 0x5555 |
176 | #define CONFIG_SYS_FLASH_ADDR1 0x2aaa | |
177 | #define CONFIG_SYS_FLASH_WORD_SIZE unsigned char | |
8a316c9b | 178 | |
5a1aceb0 | 179 | #ifdef CONFIG_ENV_IS_IN_FLASH |
0e8d1586 | 180 | #define CONFIG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */ |
6d0f6bcf | 181 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE-CONFIG_ENV_SECT_SIZE) |
0e8d1586 | 182 | #define CONFIG_ENV_SIZE 0x4000 /* Total Size of Environment Sector */ |
8a316c9b SR |
183 | |
184 | /* Address and size of Redundant Environment Sector */ | |
0e8d1586 JCPV |
185 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR-CONFIG_ENV_SECT_SIZE) |
186 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) | |
5a1aceb0 | 187 | #endif /* CONFIG_ENV_IS_IN_FLASH */ |
8a316c9b | 188 | |
46578cc0 SR |
189 | /*----------------------------------------------------------------------- |
190 | * NVRAM organization | |
191 | */ | |
6d0f6bcf JCPV |
192 | #define CONFIG_SYS_NVRAM_BASE_ADDR 0xf0000000 /* NVRAM base address */ |
193 | #define CONFIG_SYS_NVRAM_SIZE 0x1ff8 /* NVRAM size */ | |
46578cc0 | 194 | |
9314cee6 | 195 | #ifdef CONFIG_ENV_IS_IN_NVRAM |
0e8d1586 JCPV |
196 | #define CONFIG_ENV_SIZE 0x0ff8 /* Size of Environment vars */ |
197 | #define CONFIG_ENV_ADDR \ | |
6d0f6bcf | 198 | (CONFIG_SYS_NVRAM_BASE_ADDR+CONFIG_SYS_NVRAM_SIZE-CONFIG_ENV_SIZE) /* Env */ |
46578cc0 | 199 | #endif |
46578cc0 SR |
200 | |
201 | /* | |
202 | * Init Memory Controller: | |
203 | * | |
204 | * BR0/1 and OR0/1 (FLASH) | |
205 | */ | |
206 | ||
6d0f6bcf | 207 | #define FLASH_BASE0_PRELIM CONFIG_SYS_FLASH_BASE /* FLASH bank #0 */ |
46578cc0 SR |
208 | #define FLASH_BASE1_PRELIM 0 /* FLASH bank #1 */ |
209 | ||
46578cc0 SR |
210 | /*----------------------------------------------------------------------- |
211 | * Definitions for initial stack pointer and data area (in data cache) | |
212 | */ | |
213 | /* use on chip memory ( OCM ) for temperary stack until sdram is tested */ | |
6d0f6bcf | 214 | #define CONFIG_SYS_TEMP_STACK_OCM 1 |
46578cc0 SR |
215 | |
216 | /* On Chip Memory location */ | |
6d0f6bcf JCPV |
217 | #define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000 |
218 | #define CONFIG_SYS_OCM_DATA_SIZE 0x1000 | |
219 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */ | |
553f0982 | 220 | #define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */ |
46578cc0 | 221 | |
25ddd1fb | 222 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 223 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
46578cc0 SR |
224 | |
225 | /*----------------------------------------------------------------------- | |
226 | * External Bus Controller (EBC) Setup | |
227 | */ | |
228 | ||
229 | /* Memory Bank 0 (Flash/SRAM) initialization */ | |
6d0f6bcf JCPV |
230 | #define CONFIG_SYS_EBC_PB0AP 0x04006000 |
231 | #define CONFIG_SYS_EBC_PB0CR 0xFFF18000 /* BAS=0xFFF,BS=1MB,BU=R/W,BW=8bit */ | |
46578cc0 SR |
232 | |
233 | /* Memory Bank 1 (NVRAM/RTC) initialization */ | |
6d0f6bcf JCPV |
234 | #define CONFIG_SYS_EBC_PB1AP 0x04041000 |
235 | #define CONFIG_SYS_EBC_PB1CR 0xF0018000 /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */ | |
46578cc0 SR |
236 | |
237 | /* Memory Bank 2 (not used) initialization */ | |
6d0f6bcf JCPV |
238 | #define CONFIG_SYS_EBC_PB2AP 0x00000000 |
239 | #define CONFIG_SYS_EBC_PB2CR 0x00000000 | |
46578cc0 SR |
240 | |
241 | /* Memory Bank 2 (not used) initialization */ | |
6d0f6bcf JCPV |
242 | #define CONFIG_SYS_EBC_PB3AP 0x00000000 |
243 | #define CONFIG_SYS_EBC_PB3CR 0x00000000 | |
46578cc0 SR |
244 | |
245 | /* Memory Bank 4 (FPGA regs) initialization */ | |
6d0f6bcf JCPV |
246 | #define CONFIG_SYS_EBC_PB4AP 0x01815000 |
247 | #define CONFIG_SYS_EBC_PB4CR 0xF0318000 /* BAS=0xF03,BS=1MB,BU=R/W,BW=8bit */ | |
46578cc0 SR |
248 | |
249 | /*----------------------------------------------------------------------- | |
250 | * Definitions for Serial Presence Detect EEPROM address | |
251 | * (to get SDRAM settings) | |
252 | */ | |
253 | #define SPD_EEPROM_ADDRESS 0x55 | |
254 | ||
255 | /*----------------------------------------------------------------------- | |
256 | * Definitions for GPIO setup (PPC405EP specific) | |
257 | * | |
258 | * GPIO0[0] - External Bus Controller BLAST output | |
259 | * GPIO0[1-9] - Instruction trace outputs | |
260 | * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs | |
261 | * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs | |
262 | * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs | |
263 | * GPIO0[24-27] - UART0 control signal inputs/outputs | |
264 | * GPIO0[28-29] - UART1 data signal input/output | |
265 | * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs | |
266 | */ | |
afabb498 SR |
267 | #define CONFIG_SYS_GPIO0_OSRL 0x55555555 |
268 | #define CONFIG_SYS_GPIO0_OSRH 0x40000110 | |
269 | #define CONFIG_SYS_GPIO0_ISR1L 0x00000000 | |
270 | #define CONFIG_SYS_GPIO0_ISR1H 0x15555445 | |
6d0f6bcf | 271 | #define CONFIG_SYS_GPIO0_TSRL 0x00000000 |
afabb498 | 272 | #define CONFIG_SYS_GPIO0_TSRH 0x00000000 |
6d0f6bcf | 273 | #define CONFIG_SYS_GPIO0_TCR 0xFFFF8014 |
46578cc0 SR |
274 | |
275 | /*----------------------------------------------------------------------- | |
276 | * Some BUBINGA stuff... | |
277 | */ | |
278 | #define NVRAM_BASE 0xF0000000 | |
279 | #define FPGA_REG0 0xF0300000 /* FPGA Reg 0 */ | |
280 | #define FPGA_REG1 0xF0300001 /* FPGA Reg 1 */ | |
281 | #define NVRVFY1 0x4f532d4f /* used to determine if state data in */ | |
282 | #define NVRVFY2 0x50454e00 /* NVRAM initialized (ascii for OS-OPEN)*/ | |
283 | ||
284 | #define FPGA_REG0_F_RANGE 0x80 /* SDRAM PLL freq range */ | |
285 | #define FPGA_REG0_EXT_INT_DIS 0x20 /* External interface disable */ | |
286 | #define FPGA_REG0_LED_MASK 0x07 /* Board LEDs DS9, DS10, and DS11 */ | |
287 | #define FPGA_REG0_LED0 0x04 /* Turn on LED0 */ | |
288 | #define FPGA_REG0_LED1 0x02 /* Turn on LED1 */ | |
289 | #define FPGA_REG0_LED2 0x01 /* Turn on LED2 */ | |
290 | ||
291 | #define FPGA_REG1_SSPEC_DIS 0x80 /* C9531 Spread Spectrum disabled */ | |
292 | #define FPGA_REG1_OFFBD_PCICLK 0x40 /* Onboard PCI clock selected */ | |
293 | #define FPGA_REG1_CLOCK_MASK 0x30 /* Mask for C9531 output freq select */ | |
294 | #define FPGA_REG1_CLOCK_BIT_SHIFT 4 | |
295 | #define FPGA_REG1_PCI_INT_ARB 0x08 /* PCI Internal arbiter selected */ | |
296 | #define FPGA_REG1_PCI_FREQ 0x04 /* PCI Frequency select */ | |
297 | #define FPGA_REG1_OFFB_FLASH 0x02 /* Off board flash */ | |
298 | #define FPGA_REG1_SRAM_BOOT 0x01 /* SRAM at 0xFFF80000 not Flash */ | |
299 | ||
46578cc0 | 300 | #endif /* __CONFIG_H */ |