]>
Commit | Line | Data |
---|---|---|
59189a8b TH |
1 | /* |
2 | * Copyright (C) 2013 Gateworks Corporation | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | ||
7 | #ifndef __CONFIG_H | |
8 | #define __CONFIG_H | |
9 | ||
0cc11dea | 10 | /* SPL */ |
06c3564d | 11 | #define CONFIG_SPL_BOARD_INIT |
0cc11dea | 12 | /* Location in NAND to read U-Boot from */ |
55ff55e9 | 13 | #define CONFIG_SYS_NAND_U_BOOT_OFFS (14 * SZ_1M) |
0cc11dea | 14 | |
53940a50 TH |
15 | /* Falcon Mode */ |
16 | #define CONFIG_CMD_SPL | |
53940a50 TH |
17 | #define CONFIG_SYS_SPL_ARGS_ADDR 0x18000000 |
18 | #define CONFIG_CMD_SPL_WRITE_SIZE (128 * SZ_1K) | |
19 | ||
20 | /* Falcon Mode - NAND support: args@17MB kernel@18MB */ | |
21 | #define CONFIG_CMD_SPL_NAND_OFS (17 * SZ_1M) | |
22 | #define CONFIG_SYS_NAND_SPL_KERNEL_OFFS (18 * SZ_1M) | |
23 | ||
24 | /* Falcon Mode - MMC support: args@1MB kernel@2MB */ | |
25 | #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTOR 0x800 /* 1MB */ | |
26 | #define CONFIG_SYS_MMCSD_RAW_MODE_ARGS_SECTORS (CONFIG_CMD_SPL_WRITE_SIZE / 512) | |
27 | #define CONFIG_SYS_MMCSD_RAW_MODE_KERNEL_SECTOR 0x1000 /* 2MB */ | |
28 | ||
0cc11dea | 29 | #include "imx6_spl.h" /* common IMX6 SPL configuration */ |
59189a8b | 30 | #include "mx6_common.h" |
6eab98a0 | 31 | #define CONFIG_DISPLAY_BOARDINFO_LATE |
59189a8b TH |
32 | |
33 | #define CONFIG_MACH_TYPE 4520 /* Gateworks Ventana Platform */ | |
34 | ||
ea690917 | 35 | /* Serial ATAG */ |
59189a8b | 36 | #define CONFIG_SERIAL_TAG |
59189a8b TH |
37 | |
38 | /* Size of malloc() pool */ | |
55ff55e9 | 39 | #define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M) |
59189a8b TH |
40 | |
41 | /* Init Functions */ | |
59189a8b TH |
42 | #define CONFIG_MISC_INIT_R |
43 | ||
e1b4770c TH |
44 | /* Driver Model */ |
45 | #ifndef CONFIG_SPL_BUILD | |
e1b4770c | 46 | #define CONFIG_DM_GPIO |
50de5088 | 47 | #define CONFIG_DM_THERMAL |
e1b4770c TH |
48 | #endif |
49 | ||
50de5088 | 50 | /* Thermal */ |
1368f993 | 51 | #define CONFIG_IMX_THERMAL |
50de5088 | 52 | |
59189a8b TH |
53 | /* Serial */ |
54 | #define CONFIG_MXC_UART | |
55 | #define CONFIG_MXC_UART_BASE UART2_BASE | |
56 | ||
57 | #ifdef CONFIG_SPI_FLASH | |
58 | ||
59 | /* SPI */ | |
59189a8b TH |
60 | #ifdef CONFIG_CMD_SF |
61 | #define CONFIG_MXC_SPI | |
62 | #define CONFIG_SPI_FLASH_MTD | |
63 | #define CONFIG_SPI_FLASH_BAR | |
59189a8b | 64 | #define CONFIG_SF_DEFAULT_BUS 0 |
155fa9af | 65 | #define CONFIG_SF_DEFAULT_CS 0 |
59189a8b TH |
66 | /* GPIO 3-19 (21248) */ |
67 | #define CONFIG_SF_DEFAULT_SPEED 30000000 | |
68 | #define CONFIG_SF_DEFAULT_MODE (SPI_MODE_0) | |
69 | #endif | |
70 | ||
d883fcc6 | 71 | #elif defined(CONFIG_SPL_NAND_SUPPORT) |
59189a8b | 72 | /* Enable NAND support */ |
59189a8b TH |
73 | #define CONFIG_CMD_NAND |
74 | #define CONFIG_CMD_NAND_TRIMFFS | |
75 | #ifdef CONFIG_CMD_NAND | |
76 | #define CONFIG_NAND_MXS | |
77 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
78 | #define CONFIG_SYS_NAND_BASE 0x40000000 | |
79 | #define CONFIG_SYS_NAND_5_ADDR_CYCLE | |
80 | #define CONFIG_SYS_NAND_ONFI_DETECTION | |
81 | ||
82 | /* DMA stuff, needed for GPMI/MXS NAND support */ | |
83 | #define CONFIG_APBH_DMA | |
84 | #define CONFIG_APBH_DMA_BURST | |
85 | #define CONFIG_APBH_DMA_BURST8 | |
86 | #endif | |
87 | ||
88 | #endif /* CONFIG_SPI_FLASH */ | |
89 | ||
59189a8b | 90 | /* I2C Configs */ |
59189a8b TH |
91 | #define CONFIG_SYS_I2C |
92 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
93 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
94 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
f8cb101e | 95 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ |
9c0fe83e TH |
96 | #define CONFIG_SYS_I2C_SPEED 100000 |
97 | #define CONFIG_I2C_GSC 0 | |
f6747cda | 98 | #define CONFIG_I2C_EDID |
59189a8b TH |
99 | |
100 | /* MMC Configs */ | |
59189a8b | 101 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 |
59189a8b | 102 | |
1faca6ad TH |
103 | /* eMMC Configs */ |
104 | #define CONFIG_SUPPORT_EMMC_BOOT | |
105 | #define CONFIG_SUPPORT_EMMC_RPMB | |
106 | ||
59189a8b | 107 | /* Filesystem support */ |
59189a8b | 108 | #define CONFIG_CMD_UBIFS |
59189a8b | 109 | |
59189a8b TH |
110 | /* |
111 | * SATA Configs | |
112 | */ | |
113 | #define CONFIG_CMD_SATA | |
114 | #ifdef CONFIG_CMD_SATA | |
115 | #define CONFIG_DWC_AHSATA | |
116 | #define CONFIG_SYS_SATA_MAX_DEVICE 1 | |
117 | #define CONFIG_DWC_AHSATA_PORT_ID 0 | |
118 | #define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR | |
119 | #define CONFIG_LBA48 | |
120 | #define CONFIG_LIBATA | |
121 | #endif | |
122 | ||
123 | /* | |
124 | * PCI express | |
125 | */ | |
126 | #define CONFIG_CMD_PCI | |
127 | #ifdef CONFIG_CMD_PCI | |
59189a8b | 128 | #define CONFIG_PCI_SCAN_SHOW |
dad08286 | 129 | #define CONFIG_PCI_FIXUP_DEV |
59189a8b TH |
130 | #define CONFIG_PCIE_IMX |
131 | #endif | |
132 | ||
133 | /* | |
134 | * PMIC | |
135 | */ | |
136 | #define CONFIG_POWER | |
137 | #define CONFIG_POWER_I2C | |
138 | #define CONFIG_POWER_PFUZE100 | |
139 | #define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08 | |
234d89da TH |
140 | #define CONFIG_POWER_LTC3676 |
141 | #define CONFIG_POWER_LTC3676_I2C_ADDR 0x3c | |
59189a8b TH |
142 | |
143 | /* Various command support */ | |
59189a8b | 144 | #define CONFIG_CMD_HDMIDETECT /* detect HDMI output device */ |
59189a8b | 145 | #define CONFIG_CMD_GSC |
9c0fe83e | 146 | #define CONFIG_CMD_EECONFIG /* Gateworks EEPROM config cmd */ |
f7d9fcd1 | 147 | #define CONFIG_CMD_UNZIP /* gzwrite */ |
59189a8b | 148 | #define CONFIG_RBTREE |
59189a8b TH |
149 | |
150 | /* Ethernet support */ | |
151 | #define CONFIG_FEC_MXC | |
152 | #define CONFIG_MII | |
153 | #define IMX_FEC_BASE ENET_BASE_ADDR | |
154 | #define CONFIG_FEC_XCV_TYPE RGMII | |
59189a8b | 155 | #define CONFIG_FEC_MXC_PHYADDR 0 |
59189a8b TH |
156 | #define CONFIG_ARP_TIMEOUT 200UL |
157 | ||
158 | /* USB Configs */ | |
59189a8b TH |
159 | #define CONFIG_USB_EHCI |
160 | #define CONFIG_USB_EHCI_MX6 | |
59189a8b TH |
161 | #define CONFIG_USB_HOST_ETHER |
162 | #define CONFIG_USB_ETHER_ASIX | |
163 | #define CONFIG_USB_ETHER_SMSC95XX | |
164 | #define CONFIG_USB_MAX_CONTROLLER_COUNT 2 | |
165 | #define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */ | |
166 | #define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW) | |
167 | #define CONFIG_MXC_USB_FLAGS 0 | |
59189a8b | 168 | #define CONFIG_USBD_HS |
59189a8b TH |
169 | #define CONFIG_USB_ETHER |
170 | #define CONFIG_USB_ETH_CDC | |
171 | #define CONFIG_NETCONSOLE | |
172 | #define CONFIG_SYS_USB_EVENT_POLL_VIA_CONTROL_EP | |
59189a8b | 173 | |
9543e954 | 174 | /* USB Mass Storage Gadget */ |
01acd6ab | 175 | #define CONFIG_USB_FUNCTION_MASS_STORAGE |
9543e954 | 176 | |
7a278f9f | 177 | /* Framebuffer and LCD */ |
7a278f9f | 178 | #define CONFIG_VIDEO_IPUV3 |
7a278f9f TH |
179 | #define CONFIG_VIDEO_LOGO |
180 | #define CONFIG_IPUV3_CLK 260000000 | |
181 | #define CONFIG_CMD_HDMIDETECT | |
7a278f9f TH |
182 | #define CONFIG_IMX_HDMI |
183 | #define CONFIG_IMX_VIDEO_SKIP | |
0a22c7f0 TH |
184 | #define CONFIG_VIDEO_BMP_LOGO |
185 | #define CONFIG_SPLASH_SCREEN_ALIGN | |
186 | #define CONFIG_HIDE_LOGO_VERSION /* Custom config to hide U-boot version */ | |
7a278f9f | 187 | |
59189a8b | 188 | /* Miscellaneous configurable options */ |
59189a8b | 189 | #define CONFIG_HWCONFIG |
899f589b | 190 | #define CONFIG_PREBOOT |
59189a8b TH |
191 | |
192 | /* Print Buffer Size */ | |
193 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
59189a8b TH |
194 | |
195 | /* Memory configuration */ | |
196 | #define CONFIG_SYS_MEMTEST_START 0x10000000 | |
197 | #define CONFIG_SYS_MEMTEST_END 0x10010000 | |
198 | #define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000 | |
59189a8b TH |
199 | |
200 | /* Physical Memory Map */ | |
201 | #define CONFIG_NR_DRAM_BANKS 1 | |
202 | #define PHYS_SDRAM MMDC0_ARB_BASE_ADDR | |
203 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM | |
204 | #define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR | |
205 | #define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE | |
206 | ||
207 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
208 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
209 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
210 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
211 | ||
59189a8b TH |
212 | /* |
213 | * MTD Command for mtdparts | |
214 | */ | |
a380ce6e | 215 | #define CONFIG_LZO |
59189a8b TH |
216 | #define CONFIG_CMD_MTDPARTS |
217 | #define CONFIG_MTD_DEVICE | |
218 | #define CONFIG_MTD_PARTITIONS | |
219 | #ifdef CONFIG_SPI_FLASH | |
220 | #define MTDIDS_DEFAULT "nor0=nor" | |
221 | #define MTDPARTS_DEFAULT \ | |
222 | "mtdparts=nor:512k(uboot),64k(env),2m(kernel),-(rootfs)" | |
223 | #else | |
224 | #define MTDIDS_DEFAULT "nand0=nand" | |
225 | #define MTDPARTS_DEFAULT "mtdparts=nand:16m(uboot),1m(env),-(rootfs)" | |
226 | #endif | |
227 | ||
228 | /* Persistent Environment Config */ | |
59189a8b | 229 | #ifdef CONFIG_SPI_FLASH |
d883fcc6 TH |
230 | #define CONFIG_ENV_IS_IN_SPI_FLASH |
231 | #elif defined(CONFIG_SPL_NAND_SUPPORT) | |
232 | #define CONFIG_ENV_IS_IN_NAND | |
59189a8b | 233 | #else |
d883fcc6 | 234 | #define CONFIG_ENV_IS_IN_MMC |
59189a8b TH |
235 | #endif |
236 | #if defined(CONFIG_ENV_IS_IN_MMC) | |
59189a8b | 237 | #define CONFIG_SYS_MMC_ENV_DEV 0 |
b69999ef | 238 | #define CONFIG_SYS_MMC_ENV_PART 1 |
0a9c2150 TH |
239 | #define CONFIG_ENV_OFFSET (709 * SZ_1K) |
240 | #define CONFIG_ENV_SIZE (128 * SZ_1K) | |
241 | #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + (128 * SZ_1K)) | |
59189a8b | 242 | #elif defined(CONFIG_ENV_IS_IN_NAND) |
55ff55e9 TH |
243 | #define CONFIG_ENV_OFFSET (16 * SZ_1M) |
244 | #define CONFIG_ENV_SECT_SIZE (128 * SZ_1K) | |
59189a8b | 245 | #define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE |
55ff55e9 | 246 | #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + (512 * SZ_1K)) |
59189a8b TH |
247 | #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE |
248 | #elif defined(CONFIG_ENV_IS_IN_SPI_FLASH) | |
55ff55e9 TH |
249 | #define CONFIG_ENV_OFFSET (512 * SZ_1K) |
250 | #define CONFIG_ENV_SECT_SIZE (64 * SZ_1K) | |
251 | #define CONFIG_ENV_SIZE (8 * SZ_1K) | |
59189a8b TH |
252 | #define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS |
253 | #define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS | |
254 | #define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE | |
255 | #define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED | |
256 | #endif | |
257 | ||
258 | /* Environment */ | |
59189a8b TH |
259 | #define CONFIG_IPADDR 192.168.1.1 |
260 | #define CONFIG_SERVERIP 192.168.1.146 | |
59189a8b TH |
261 | |
262 | #define CONFIG_EXTRA_ENV_SETTINGS_COMMON \ | |
f4416579 | 263 | "pcidisable=1\0" \ |
0a22c7f0 | 264 | "splashpos=m,m\0" \ |
04171690 | 265 | "usb_pgood_delay=2000\0" \ |
59189a8b TH |
266 | "console=ttymxc1\0" \ |
267 | "bootdevs=usb mmc sata flash\0" \ | |
5911c092 | 268 | "hwconfig=_UNKNOWN_\0" \ |
59189a8b TH |
269 | "video=\0" \ |
270 | \ | |
271 | "mtdparts=" MTDPARTS_DEFAULT "\0" \ | |
272 | "mtdids=" MTDIDS_DEFAULT "\0" \ | |
7698cdfd TH |
273 | "disk=0\0" \ |
274 | "part=1\0" \ | |
59189a8b TH |
275 | \ |
276 | "fdt_high=0xffffffff\0" \ | |
277 | "fdt_addr=0x18000000\0" \ | |
8cc25eb8 | 278 | "initrd_high=0xffffffff\0" \ |
4df0bff3 TH |
279 | "fixfdt=" \ |
280 | "fdt addr ${fdt_addr}\0" \ | |
e2801a96 | 281 | "bootdir=boot\0" \ |
59189a8b | 282 | "loadfdt=" \ |
1b740001 TH |
283 | "if ${fsload} ${fdt_addr} ${bootdir}/${fdt_file}; then " \ |
284 | "echo Loaded DTB from ${bootdir}/${fdt_file}; " \ | |
4df0bff3 | 285 | "run fixfdt; " \ |
1b740001 TH |
286 | "elif ${fsload} ${fdt_addr} ${bootdir}/${fdt_file1}; then " \ |
287 | "echo Loaded DTB from ${bootdir}/${fdt_file1}; " \ | |
4df0bff3 | 288 | "run fixfdt; " \ |
1b740001 TH |
289 | "elif ${fsload} ${fdt_addr} ${bootdir}/${fdt_file2}; then " \ |
290 | "echo Loaded DTB from ${bootdir}/${fdt_file2}; " \ | |
4df0bff3 | 291 | "run fixfdt; " \ |
59189a8b TH |
292 | "fi\0" \ |
293 | \ | |
543a4aba | 294 | "fs=ext4\0" \ |
e2801a96 | 295 | "script=6x_bootscript-ventana\0" \ |
59189a8b | 296 | "loadscript=" \ |
e2801a96 | 297 | "if ${fsload} ${loadaddr} ${bootdir}/${script}; then " \ |
50987095 | 298 | "source ${loadaddr}; " \ |
59189a8b TH |
299 | "fi\0" \ |
300 | \ | |
e2801a96 | 301 | "uimage=uImage\0" \ |
79942c4f | 302 | "mmc_root=mmcblk0p1\0" \ |
59189a8b | 303 | "mmc_boot=" \ |
543a4aba | 304 | "setenv fsload \"${fs}load mmc ${disk}:${part}\"; " \ |
7698cdfd | 305 | "mmc dev ${disk} && mmc rescan && " \ |
560e8b3f | 306 | "setenv dtype mmc; run loadscript; " \ |
e2801a96 | 307 | "if ${fsload} ${loadaddr} ${bootdir}/${uimage}; then " \ |
59189a8b | 308 | "setenv bootargs console=${console},${baudrate} " \ |
79942c4f | 309 | "root=/dev/${mmc_root} rootfstype=${fs} " \ |
59189a8b | 310 | "rootwait rw ${video} ${extra}; " \ |
4df0bff3 | 311 | "if run loadfdt; then " \ |
59189a8b TH |
312 | "bootm ${loadaddr} - ${fdt_addr}; " \ |
313 | "else " \ | |
314 | "bootm; " \ | |
315 | "fi; " \ | |
316 | "fi\0" \ | |
317 | \ | |
318 | "sata_boot=" \ | |
543a4aba | 319 | "setenv fsload \"${fs}load sata ${disk}:${part}\"; " \ |
7698cdfd | 320 | "sata init && " \ |
560e8b3f | 321 | "setenv dtype sata; run loadscript; " \ |
e2801a96 | 322 | "if ${fsload} ${loadaddr} ${bootdir}/${uimage}; then " \ |
59189a8b | 323 | "setenv bootargs console=${console},${baudrate} " \ |
543a4aba | 324 | "root=/dev/sda1 rootfstype=${fs} " \ |
59189a8b | 325 | "rootwait rw ${video} ${extra}; " \ |
4df0bff3 | 326 | "if run loadfdt; then " \ |
59189a8b TH |
327 | "bootm ${loadaddr} - ${fdt_addr}; " \ |
328 | "else " \ | |
329 | "bootm; " \ | |
330 | "fi; " \ | |
331 | "fi\0" \ | |
332 | "usb_boot=" \ | |
543a4aba | 333 | "setenv fsload \"${fs}load usb ${disk}:${part}\"; " \ |
7698cdfd | 334 | "usb start && usb dev ${disk} && " \ |
560e8b3f | 335 | "setenv dtype usb; run loadscript; " \ |
e2801a96 | 336 | "if ${fsload} ${loadaddr} ${bootdir}/${uimage}; then " \ |
59189a8b | 337 | "setenv bootargs console=${console},${baudrate} " \ |
543a4aba | 338 | "root=/dev/sda1 rootfstype=${fs} " \ |
59189a8b | 339 | "rootwait rw ${video} ${extra}; " \ |
4df0bff3 | 340 | "if run loadfdt; then " \ |
59189a8b TH |
341 | "bootm ${loadaddr} - ${fdt_addr}; " \ |
342 | "else " \ | |
343 | "bootm; " \ | |
344 | "fi; " \ | |
345 | "fi\0" | |
346 | ||
347 | #ifdef CONFIG_SPI_FLASH | |
348 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
349 | CONFIG_EXTRA_ENV_SETTINGS_COMMON \ | |
350 | "image_os=ventana/openwrt-imx6-imx6q-gw5400-a-squashfs.bin\0" \ | |
351 | "image_uboot=ventana/u-boot_spi.imx\0" \ | |
352 | \ | |
353 | "spi_koffset=0x90000\0" \ | |
354 | "spi_klen=0x200000\0" \ | |
355 | \ | |
356 | "spi_updateuboot=echo Updating uboot from " \ | |
357 | "${serverip}:${image_uboot}...; " \ | |
358 | "tftpboot ${loadaddr} ${image_uboot} && " \ | |
359 | "sf probe && sf erase 0 80000 && " \ | |
360 | "sf write ${loadaddr} 400 ${filesize}\0" \ | |
361 | "spi_update=echo Updating OS from ${serverip}:${image_os} " \ | |
362 | "to ${spi_koffset} ...; " \ | |
363 | "tftp ${loadaddr} ${image_os} && " \ | |
364 | "sf probe && " \ | |
365 | "sf update ${loadaddr} ${spi_koffset} ${filesize}\0" \ | |
366 | \ | |
367 | "flash_boot=" \ | |
368 | "if sf probe && " \ | |
369 | "sf read ${loadaddr} ${spi_koffset} ${spi_klen}; then " \ | |
370 | "setenv bootargs console=${console},${baudrate} " \ | |
371 | "root=/dev/mtdblock3 " \ | |
372 | "rootfstype=squashfs,jffs2 " \ | |
373 | "${video} ${extra}; " \ | |
374 | "bootm; " \ | |
375 | "fi\0" | |
376 | #else | |
377 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
378 | CONFIG_EXTRA_ENV_SETTINGS_COMMON \ | |
59189a8b | 379 | \ |
e2801a96 | 380 | "image_rootfs=openwrt-imx6-ventana-rootfs.ubi\0" \ |
59189a8b TH |
381 | "nand_update=echo Updating NAND from ${serverip}:${image_rootfs}...; " \ |
382 | "tftp ${loadaddr} ${image_rootfs} && " \ | |
383 | "nand erase.part rootfs && " \ | |
384 | "nand write ${loadaddr} rootfs ${filesize}\0" \ | |
385 | \ | |
386 | "flash_boot=" \ | |
387 | "setenv fsload 'ubifsload'; " \ | |
e2801a96 TH |
388 | "ubi part rootfs; " \ |
389 | "if ubi check boot; then " \ | |
390 | "ubifsmount ubi0:boot; " \ | |
391 | "setenv root ubi0:rootfs ubi.mtd=2 " \ | |
392 | "rootfstype=squashfs,ubifs; " \ | |
393 | "setenv bootdir; " \ | |
394 | "elif ubi check rootfs; then " \ | |
395 | "ubifsmount ubi0:rootfs; " \ | |
396 | "setenv root ubi0:rootfs ubi.mtd=2 " \ | |
397 | "rootfstype=ubifs; " \ | |
398 | "fi; " \ | |
560e8b3f | 399 | "setenv dtype nand; run loadscript; " \ |
e2801a96 | 400 | "if ${fsload} ${loadaddr} ${bootdir}/${uimage}; then " \ |
59189a8b | 401 | "setenv bootargs console=${console},${baudrate} " \ |
e2801a96 | 402 | "root=${root} ${video} ${extra}; " \ |
4df0bff3 | 403 | "if run loadfdt; then " \ |
59189a8b TH |
404 | "ubifsumount; " \ |
405 | "bootm ${loadaddr} - ${fdt_addr}; " \ | |
406 | "else " \ | |
407 | "ubifsumount; bootm; " \ | |
408 | "fi; " \ | |
409 | "fi\0" | |
410 | #endif | |
411 | ||
412 | #define CONFIG_BOOTCOMMAND \ | |
413 | "for btype in ${bootdevs}; do " \ | |
414 | "echo; echo Attempting ${btype} boot...; " \ | |
415 | "if run ${btype}_boot; then; fi; " \ | |
416 | "done" | |
417 | ||
59189a8b | 418 | #endif /* __CONFIG_H */ |