]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/motionpro.h
Merge branch 'master' of git://git.denx.de/u-boot-imx
[people/ms/u-boot.git] / include / configs / motionpro.h
CommitLineData
53d4a498
BS
1/*
2 * (C) Copyright 2003-2007
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * Based on PRO Motion board config file by Andy Joseph, andy@promessdev.com
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
53d4a498
BS
29/*
30 * High Level Configuration Options
31 */
32
53d4a498
BS
33/* CPU and board */
34#define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */
35#define CONFIG_MPC5200 1 /* More exactly a MPC5200 */
36#define CONFIG_MOTIONPRO 1 /* ... on Promess Motion-PRO board */
37
31d82672 38#define CONFIG_HIGH_BATS 1 /* High BATs supported */
53d4a498 39
2ae18241
WD
40#define CONFIG_SYS_TEXT_BASE 0xfff00000
41
079a136c
JL
42/*
43 * BOOTP options
44 */
45#define CONFIG_BOOTP_BOOTFILESIZE
46#define CONFIG_BOOTP_BOOTPATH
47#define CONFIG_BOOTP_GATEWAY
48#define CONFIG_BOOTP_HOSTNAME
49
50
53d4a498 51/*
5dc11a51 52 * Command line configuration.
53d4a498 53 */
5dc11a51 54#include <config_cmd_default.h>
53d4a498 55
5dc11a51
JL
56#define CONFIG_CMD_ASKENV
57#define CONFIG_CMD_DHCP
58#define CONFIG_CMD_REGINFO
59#define CONFIG_CMD_IMMAP
60#define CONFIG_CMD_ELF
61#define CONFIG_CMD_MII
62#define CONFIG_CMD_BEDBUG
63#define CONFIG_CMD_NET
64#define CONFIG_CMD_PING
65#define CONFIG_CMD_IDE
66#define CONFIG_CMD_FAT
67#define CONFIG_CMD_JFFS2
68#define CONFIG_CMD_I2C
69#define CONFIG_CMD_DATE
70#define CONFIG_CMD_EEPROM
71#define CONFIG_CMD_DTT
53d4a498
BS
72
73
74/*
75 * Serial console configuration
76 */
77#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
78#define CONFIG_NETCONSOLE 1 /* network console */
79#define CONFIG_BAUDRATE 115200
6d0f6bcf 80#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
53d4a498
BS
81
82
83/*
84 * Ethernet configuration
85 */
86#define CONFIG_MPC5xxx_FEC 1
86321fc1 87#define CONFIG_MPC5xxx_FEC_MII100
53d4a498
BS
88#define CONFIG_PHY_ADDR 0x2
89#define CONFIG_PHY_TYPE 0x79c874
c00125e0 90#define CONFIG_RESET_PHY_R 1
53d4a498
BS
91
92/*
93 * Autobooting
94 */
95#define CONFIG_BOOTDELAY 2 /* autoboot after 2 seconds */
96#define CONFIG_AUTOBOOT_KEYED
97#define CONFIG_AUTOBOOT_STOP_STR "\x1b\x1b"
98#define DEBUG_BOOTKEYS 0
99#undef CONFIG_AUTOBOOT_DELAY_STR
100#undef CONFIG_BOOTARGS
101#define CONFIG_AUTOBOOT_PROMPT "Autobooting in %d seconds, " \
c37207d7 102 "press \"<Esc><Esc>\" to stop\n", bootdelay
53d4a498
BS
103
104#define CONFIG_ETHADDR 00:50:C2:40:10:00
105#define CONFIG_OVERWRITE_ETHADDR_ONCE 1
106#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
107
108
109/*
110 * Default environment settings
111 */
112#define CONFIG_EXTRA_ENV_SETTINGS \
53d4a498
BS
113 "netdev=eth0\0" \
114 "hostname=motionpro\0" \
115 "netmask=255.255.0.0\0" \
116 "ipaddr=192.168.160.22\0" \
117 "serverip=192.168.1.1\0" \
118 "gatewayip=192.168.1.1\0" \
1f1369c3 119 "console=ttyPSC0,115200\0" \
53d4a498 120 "u-boot_addr=100000\0" \
1f1369c3
BS
121 "kernel_addr=200000\0" \
122 "fdt_addr=400000\0" \
123 "ramdisk_addr=500000\0" \
fa5c2ba1 124 "multi_image_addr=800000\0" \
53d4a498 125 "rootpath=/opt/eldk-4.1/ppc_6xx\0" \
53d4a498 126 "u-boot=/tftpboot/motionpro/u-boot.bin\0" \
1f1369c3
BS
127 "bootfile=/tftpboot/motionpro/uImage\0" \
128 "fdt_file=/tftpboot/motionpro/motionpro.dtb\0" \
129 "ramdisk_file=/tftpboot/motionpro/uRamdisk\0" \
fa5c2ba1 130 "multi_image_file=kernel+initrd+dtb.img\0" \
7049288f 131 "load=tftp ${u-boot_addr} ${u-boot}\0" \
53d4a498 132 "update=prot off fff00000 fff3ffff; era fff00000 fff3ffff; " \
7049288f 133 "cp.b ${u-boot_addr} fff00000 ${filesize};" \
53d4a498
BS
134 "prot on fff00000 fff3ffff\0" \
135 "ramargs=setenv bootargs root=/dev/ram rw\0" \
53d4a498 136 "nfsargs=setenv bootargs root=/dev/nfs rw " \
7049288f 137 "nfsroot=${serverip}:${rootpath}\0" \
fa5c2ba1 138 "fat_args=setenv bootargs rw\0" \
7049288f
BS
139 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
140 "addip=setenv bootargs ${bootargs} " \
141 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
142 "${netmask}:${hostname}:${netdev}:off panic=1 " \
143 "console=${console}\0" \
144 "net_nfs=tftp ${kernel_addr} ${bootfile}; " \
145 "tftp ${fdt_addr} ${fdt_file}; run nfsargs addip; " \
146 "bootm ${kernel_addr} - ${fdt_addr}\0" \
147 "net_self=tftp ${kernel_addr} ${bootfile}; " \
148 "tftp ${fdt_addr} ${fdt_file}; " \
149 "tftp ${ramdisk_addr} ${ramdisk_file}; " \
1f1369c3 150 "run ramargs addip; " \
7049288f 151 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
fa5c2ba1
BS
152 "fat_multi=run fat_args addip; fatload ide 0:1 " \
153 "${multi_image_addr} ${multi_image_file}; " \
154 "bootm ${multi_image_addr}\0" \
53d4a498
BS
155 ""
156#define CONFIG_BOOTCOMMAND "run net_nfs"
157
53d4a498
BS
158/*
159 * do board-specific init
160 */
161#define CONFIG_BOARD_EARLY_INIT_R 1
162
163
164/*
165 * Low level configuration
166 */
167
168
169/*
d3afa1ee 170 * Clock configuration: SYS_XTALIN = 33MHz
53d4a498 171 */
6d0f6bcf 172#define CONFIG_SYS_MPC5XXX_CLKIN 33000000
53d4a498 173
06241d50
BS
174
175/*
c99512d6 176 * Set IPB speed to 100MHz
06241d50 177 */
6d0f6bcf 178#define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK
06241d50
BS
179
180
53d4a498
BS
181/*
182 * Memory map
183 */
184/*
185 * Warning!!! with the current BestComm Task, MBAR MUST BE set to 0xf0000000.
186 * Setting MBAR to otherwise will cause system hang when using SmartDMA such
187 * as network commands.
188 */
6d0f6bcf
JCPV
189#define CONFIG_SYS_MBAR 0xf0000000
190#define CONFIG_SYS_SDRAM_BASE 0x00000000
53d4a498
BS
191
192/*
193 * If building for running out of SDRAM, then MBAR has been set up beforehand
194 * (e.g., by the BDI). Otherwise we must specify the default boot-up value of
195 * MBAR, as given in the doccumentation.
196 */
14d0a02a 197#if CONFIG_SYS_TEXT_BASE == 0x00100000
6d0f6bcf 198#define CONFIG_SYS_DEFAULT_MBAR 0xf0000000
14d0a02a 199#else /* CONFIG_SYS_TEXT_BASE != 0x00100000 */
6d0f6bcf
JCPV
200#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
201#define CONFIG_SYS_LOWBOOT 1
14d0a02a 202#endif /* CONFIG_SYS_TEXT_BASE == 0x00100000 */
53d4a498
BS
203
204/* Use SRAM until RAM will be available */
6d0f6bcf
JCPV
205#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
206#define CONFIG_SYS_INIT_RAM_END MPC5XXX_SRAM_SIZE
53d4a498 207
6d0f6bcf
JCPV
208#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes for initial data */
209#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
210#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
53d4a498 211
14d0a02a 212#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
6d0f6bcf
JCPV
213#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
214#define CONFIG_SYS_RAMBOOT 1
53d4a498
BS
215#endif
216
6d0f6bcf
JCPV
217#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* 256 kB for Monitor */
218#define CONFIG_SYS_MALLOC_LEN (1024 << 10) /* 1 MiB for malloc() */
219#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* initial mem map for Linux */
53d4a498
BS
220
221
222/*
223 * Chip selects configuration
224 */
225/* Boot Chipselect */
6d0f6bcf
JCPV
226#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
227#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
228#define CONFIG_SYS_BOOTCS_CFG 0x00045D00
53d4a498
BS
229
230/* Flash memory addressing */
6d0f6bcf
JCPV
231#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
232#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
233#define CONFIG_SYS_CS0_CFG CONFIG_SYS_BOOTCS_CFG
53d4a498
BS
234
235/* Dual Port SRAM -- Kollmorgen Drive memory addressing */
6d0f6bcf
JCPV
236#define CONFIG_SYS_CS1_START 0x50000000
237#define CONFIG_SYS_CS1_SIZE 0x10000
238#define CONFIG_SYS_CS1_CFG 0x05055800
53d4a498
BS
239
240/* Local register access */
6d0f6bcf
JCPV
241#define CONFIG_SYS_CS2_START 0x50010000
242#define CONFIG_SYS_CS2_SIZE 0x10000
243#define CONFIG_SYS_CS2_CFG 0x05055800
53d4a498
BS
244
245/* Anybus CompactCom Module memory addressing */
6d0f6bcf
JCPV
246#define CONFIG_SYS_CS3_START 0x50020000
247#define CONFIG_SYS_CS3_SIZE 0x10000
248#define CONFIG_SYS_CS3_CFG 0x05055800
53d4a498
BS
249
250/* No burst and dead cycle = 2 for all CSs */
6d0f6bcf
JCPV
251#define CONFIG_SYS_CS_BURST 0x00000000
252#define CONFIG_SYS_CS_DEADCYCLE 0x22222222
53d4a498
BS
253
254
255/*
256 * SDRAM configuration
257 */
d3afa1ee
BS
258/* 2 x MT48LC16M16A2BG-75 IT:D, CASL 3, 32 bit data bus */
259#define SDRAM_CONFIG1 0x62322900
260#define SDRAM_CONFIG2 0x88c70000
261#define SDRAM_CONTROL 0x504f0000
262#define SDRAM_MODE 0x00cd0000
53d4a498
BS
263
264
265/*
266 * Flash configuration
267 */
6d0f6bcf 268#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
00b1883a 269#define CONFIG_FLASH_CFI_DRIVER 1
6d0f6bcf
JCPV
270#define CONFIG_SYS_FLASH_BASE 0xff000000
271#define CONFIG_SYS_FLASH_SIZE 0x01000000
272#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
273#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
274#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max num of sects on one chip */
53d4a498
BS
275#define CONFIG_FLASH_16BIT /* Flash is 16-bit */
276
7d98ba77
PK
277/*
278 * MTD configuration
279 */
68d7d651 280#define CONFIG_CMD_MTDPARTS
942556a9
SR
281#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
282#define CONFIG_FLASH_CFI_MTD
7d98ba77
PK
283#define MTDIDS_DEFAULT "nor0=motionpro-0"
284#define MTDPARTS_DEFAULT "mtdparts=motionpro-0:" \
285 "13m(fs),2m(kernel),256k(uboot)," \
d3afa1ee
BS
286 "128k(env),128k(redund_env)," \
287 "128k(dtb),-(user_data)"
53d4a498 288
fa5c2ba1
BS
289/*
290 * IDE/ATA configuration
291 */
6d0f6bcf
JCPV
292#define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA
293#define CONFIG_SYS_IDE_MAXBUS 1
294#define CONFIG_SYS_IDE_MAXDEVICE 1
fa5c2ba1
BS
295#define CONFIG_IDE_PREINIT
296
6d0f6bcf
JCPV
297#define CONFIG_SYS_ATA_DATA_OFFSET 0x0060
298#define CONFIG_SYS_ATA_REG_OFFSET CONFIG_SYS_ATA_DATA_OFFSET
299#define CONFIG_SYS_ATA_STRIDE 4
fa5c2ba1
BS
300#define CONFIG_DOS_PARTITION
301
302
de1de02a
PK
303/*
304 * I2C configuration
305 */
306#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
6d0f6bcf
JCPV
307#define CONFIG_SYS_I2C_MODULE 2 /* select I2C module #2 */
308#define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */
309#define CONFIG_SYS_I2C_SLAVE 0x7F
de1de02a
PK
310
311
312/*
313 * EEPROM configuration
314 */
6d0f6bcf
JCPV
315#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
316#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 1 /* 2 bytes per write cycle */
317#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5 /* 2ms/cycle + 3ms extra */
318#define CONFIG_SYS_I2C_MULTI_EEPROMS 1 /* 2 EEPROMs (addr:50,52) */
de1de02a
PK
319
320
321/*
322 * RTC configuration
323 */
324#define CONFIG_RTC_DS1337 1
6d0f6bcf 325#define CONFIG_SYS_I2C_RTC_ADDR 0x68
de1de02a
PK
326
327
a11c0b85
BS
328/*
329 * Status LED configuration
330 */
331#define CONFIG_STATUS_LED /* Status LED enabled */
332#define CONFIG_BOARD_SPECIFIC_LED
333
334#define ENABLE_GPIO_OUT 0x00000024
335#define LED_ON 0x00000010
336
337#ifndef __ASSEMBLY__
338/*
339 * In case of Motion-PRO, a LED is identified by its corresponding
340 * GPT Enable and Mode Select Register.
341 */
342typedef volatile unsigned long * led_id_t;
343
344extern void __led_init(led_id_t id, int state);
345extern void __led_toggle(led_id_t id);
346extern void __led_set(led_id_t id, int state);
347#endif /* __ASSEMBLY__ */
348
349
93b78f53
BS
350/*
351 * Temperature sensor
352 */
353#define CONFIG_DTT_LM75 1
354#define CONFIG_DTT_SENSORS { 0x49 }
355
356
53d4a498
BS
357/*
358 * Environment settings
359 */
5a1aceb0 360#define CONFIG_ENV_IS_IN_FLASH 1
53d4a498 361/* This has to be a multiple of the Flash sector size */
6d0f6bcf 362#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
0e8d1586
JCPV
363#define CONFIG_ENV_SIZE 0x1000
364#define CONFIG_ENV_SECT_SIZE 0x20000
53d4a498 365
4520fd4d 366/* Configuration of redundant environment */
0e8d1586
JCPV
367#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
368#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
53d4a498
BS
369
370/*
371 * Pin multiplexing configuration
372 */
373
374/* PSC1: UART1
375 * PSC2: GPIO (default)
376 * PSC3: GPIO (default)
377 * USB: 2xUART4/5
378 * Ethernet: Ethernet 100Mbit with MD
379 * Timer: CAN2/GPIO
380 * PSC6/IRDA: GPIO (default)
381 */
6d0f6bcf 382#define CONFIG_SYS_GPS_PORT_CONFIG 0x1105a004
53d4a498
BS
383
384
c75e6396
BS
385/*
386 * Motion-PRO's CPLD revision control register
387 */
6d0f6bcf 388#define CPLD_REV_REGISTER (CONFIG_SYS_CS2_START + 0x06)
c75e6396
BS
389
390
53d4a498
BS
391/*
392 * Miscellaneous configurable options
393 */
6d0f6bcf
JCPV
394#define CONFIG_SYS_LONGHELP /* undef to save memory */
395#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
396#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
397#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
398#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
399#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
53d4a498 400
6d0f6bcf
JCPV
401#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
402#define CONFIG_SYS_MEMTEST_END 0x03e00000 /* 1 ... 62 MiB in DRAM */
403#define CONFIG_SYS_ALT_MEMTEST
53d4a498 404
6d0f6bcf 405#define CONFIG_SYS_LOAD_ADDR 0x200000 /* default kernel load addr */
53d4a498 406
6d0f6bcf 407#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
53d4a498
BS
408
409
410/*
411 * Various low-level settings
412 */
6d0f6bcf
JCPV
413#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
414#define CONFIG_SYS_HID0_FINAL HID0_ICE
53d4a498 415
6d0f6bcf 416#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
53d4a498
BS
417
418
419/* Not needed for MPC 5xxx U-Boot, but used by tools/updater */
6d0f6bcf 420#define CONFIG_SYS_RESET_ADDRESS 0xfff00100
53d4a498 421
1f1369c3 422/* pass open firmware flat tree */
cf2817a8 423#define CONFIG_OF_LIBFDT 1
1f1369c3
BS
424#define CONFIG_OF_BOARD_SETUP 1
425
1f1369c3
BS
426#define OF_CPU "PowerPC,5200@0"
427#define OF_SOC "soc5200@f0000000"
428#define OF_TBCLK (bd->bi_busfreq / 4)
7049288f 429#define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
1f1369c3 430
53d4a498 431#endif /* __CONFIG_H */