]>
Commit | Line | Data |
---|---|---|
f9c6fac4 SB |
1 | /* |
2 | * Copyright (C) 2011 | |
3 | * Stefano Babic, DENX Software Engineering, sbabic@denx.de. | |
4 | * | |
5 | * Copyright (C) 2009 TechNexion Ltd. | |
6 | * | |
1a459660 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
f9c6fac4 SB |
8 | */ |
9 | ||
10 | #ifndef __TAM3517_H | |
11 | #define __TAM3517_H | |
12 | ||
13 | /* | |
14 | * High Level Configuration Options | |
15 | */ | |
16 | #define CONFIG_OMAP /* in a TI OMAP core */ | |
308252ad | 17 | #define CONFIG_OMAP_GPIO |
806d2792 | 18 | #define CONFIG_OMAP_COMMON |
457baf54 | 19 | #define CONFIG_SYS_GENERIC_BOARD |
c6f90e14 NM |
20 | /* Common ARM Erratas */ |
21 | #define CONFIG_ARM_ERRATA_454179 | |
22 | #define CONFIG_ARM_ERRATA_430973 | |
23 | #define CONFIG_ARM_ERRATA_621766 | |
f9c6fac4 SB |
24 | |
25 | #define CONFIG_SYS_TEXT_BASE 0x80008000 | |
26 | ||
27 | #define CONFIG_SYS_CACHELINE_SIZE 64 | |
28 | ||
29 | #define CONFIG_EMIF4 /* The chip has EMIF4 controller */ | |
30 | ||
31 | #include <asm/arch/cpu.h> /* get chip and board defs */ | |
987ec585 | 32 | #include <asm/arch/omap.h> |
f9c6fac4 SB |
33 | |
34 | /* | |
35 | * Display CPU and Board information | |
36 | */ | |
37 | #define CONFIG_DISPLAY_CPUINFO | |
38 | #define CONFIG_DISPLAY_BOARDINFO | |
39 | ||
40 | /* Clock Defines */ | |
41 | #define V_OSCK 26000000 /* Clock output from T2 */ | |
42 | #define V_SCLK (V_OSCK >> 1) | |
43 | ||
f9c6fac4 SB |
44 | #define CONFIG_MISC_INIT_R |
45 | ||
46 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
47 | #define CONFIG_SETUP_MEMORY_TAGS | |
48 | #define CONFIG_INITRD_TAG | |
49 | #define CONFIG_REVISION_TAG | |
50 | ||
51 | /* | |
52 | * Size of malloc() pool | |
53 | */ | |
54 | #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB sector */ | |
55 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10) + \ | |
56 | 2 * 1024 * 1024) | |
57 | /* | |
58 | * DDR related | |
59 | */ | |
60 | #define CONFIG_OMAP3_MICRON_DDR /* Micron DDR */ | |
61 | #define CONFIG_SYS_CS0_SIZE (256 * 1024 * 1024) | |
62 | ||
63 | /* | |
64 | * Hardware drivers | |
65 | */ | |
66 | ||
67 | /* | |
68 | * NS16550 Configuration | |
69 | */ | |
70 | #define CONFIG_SYS_NS16550 | |
71 | #define CONFIG_SYS_NS16550_SERIAL | |
72 | #define CONFIG_SYS_NS16550_REG_SIZE (-4) | |
73 | #define CONFIG_SYS_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */ | |
74 | ||
75 | /* | |
76 | * select serial console configuration | |
77 | */ | |
78 | #define CONFIG_CONS_INDEX 1 | |
79 | #define CONFIG_SYS_NS16550_COM1 OMAP34XX_UART1 | |
80 | #define CONFIG_SERIAL1 /* UART1 */ | |
81 | ||
82 | /* allow to overwrite serial and ethaddr */ | |
83 | #define CONFIG_ENV_OVERWRITE | |
84 | #define CONFIG_BAUDRATE 115200 | |
85 | #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\ | |
86 | 115200} | |
87 | #define CONFIG_MMC | |
88 | #define CONFIG_OMAP_HSMMC | |
89 | #define CONFIG_GENERIC_MMC | |
90 | #define CONFIG_DOS_PARTITION | |
91 | ||
92 | /* EHCI */ | |
93 | #define CONFIG_OMAP3_GPIO_5 | |
94 | #define CONFIG_USB_EHCI | |
95 | #define CONFIG_USB_EHCI_OMAP | |
8c589d6f SB |
96 | #define CONFIG_USB_ULPI |
97 | #define CONFIG_USB_ULPI_VIEWPORT_OMAP | |
f9c6fac4 SB |
98 | #define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 25 |
99 | #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 3 | |
100 | #define CONFIG_USB_STORAGE | |
101 | ||
f9c6fac4 SB |
102 | /* commands to include */ |
103 | #include <config_cmd_default.h> | |
104 | ||
105 | #define CONFIG_CMD_CACHE | |
106 | #define CONFIG_CMD_DHCP | |
107 | #define CONFIG_CMD_EXT2 /* EXT2 Support */ | |
108 | #define CONFIG_CMD_FAT /* FAT support */ | |
109 | #define CONFIG_CMD_GPIO | |
110 | #define CONFIG_CMD_I2C /* I2C serial bus support */ | |
111 | #define CONFIG_CMD_MII | |
112 | #define CONFIG_CMD_MMC /* MMC support */ | |
113 | #define CONFIG_CMD_NET | |
114 | #define CONFIG_CMD_NFS | |
115 | #define CONFIG_CMD_NAND /* NAND support */ | |
116 | #define CONFIG_CMD_PING | |
117 | #define CONFIG_CMD_USB | |
8103c6f0 | 118 | #define CONFIG_CMD_EEPROM |
f9c6fac4 SB |
119 | |
120 | #undef CONFIG_CMD_FLASH /* only NAND on the SOM */ | |
121 | #undef CONFIG_CMD_IMLS | |
122 | ||
123 | #define CONFIG_SYS_NO_FLASH | |
6789e84e HS |
124 | #define CONFIG_SYS_I2C |
125 | #define CONFIG_SYS_OMAP24_I2C_SPEED 400000 | |
126 | #define CONFIG_SYS_OMAP24_I2C_SLAVE 1 | |
127 | #define CONFIG_SYS_I2C_OMAP34XX | |
8103c6f0 SB |
128 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* base address */ |
129 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* bytes of address */ | |
130 | #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07 | |
f9c6fac4 SB |
131 | |
132 | /* | |
133 | * Board NAND Info. | |
134 | */ | |
135 | #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */ | |
136 | /* to access */ | |
137 | /* nand at CS0 */ | |
138 | ||
139 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */ | |
140 | /* NAND devices */ | |
f9c6fac4 SB |
141 | |
142 | #define CONFIG_AUTO_COMPLETE | |
143 | ||
144 | /* | |
145 | * Miscellaneous configurable options | |
146 | */ | |
147 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
148 | #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */ | |
f9c6fac4 SB |
149 | #define CONFIG_CMDLINE_EDITING |
150 | #define CONFIG_AUTO_COMPLETE | |
151 | #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */ | |
152 | ||
153 | /* Print Buffer Size */ | |
154 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
155 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
156 | #define CONFIG_SYS_MAXARGS 32 /* max number of command */ | |
157 | /* args */ | |
158 | /* Boot Argument Buffer Size */ | |
159 | #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE) | |
160 | /* memtest works on */ | |
161 | #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0) | |
162 | #define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \ | |
163 | 0x01F00000) /* 31MB */ | |
164 | ||
165 | #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */ | |
166 | /* address */ | |
167 | ||
168 | /* | |
169 | * AM3517 has 12 GP timers, they can be driven by the system clock | |
170 | * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK). | |
171 | * This rate is divided by a local divisor. | |
172 | */ | |
173 | #define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2 | |
174 | #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */ | |
f9c6fac4 | 175 | |
f9c6fac4 SB |
176 | /* |
177 | * Physical Memory Map | |
178 | */ | |
179 | #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */ | |
180 | #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0 | |
f9c6fac4 SB |
181 | #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1 |
182 | ||
183 | /* | |
184 | * FLASH and environment organization | |
185 | */ | |
186 | ||
187 | /* **** PISMO SUPPORT *** */ | |
0970051d | 188 | #define CONFIG_NAND |
f9c6fac4 | 189 | #define CONFIG_NAND_OMAP_GPMC |
f9c6fac4 SB |
190 | #define CONFIG_ENV_IS_IN_NAND |
191 | #define SMNAND_ENV_OFFSET 0x180000 /* environment starts here */ | |
192 | ||
193 | /* Redundant Environment */ | |
194 | #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */ | |
195 | #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET | |
196 | #define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET | |
197 | #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + \ | |
198 | 2 * CONFIG_SYS_ENV_SECT_SIZE) | |
199 | #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE | |
200 | ||
201 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 | |
202 | #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800 | |
203 | #define CONFIG_SYS_INIT_RAM_SIZE 0x800 | |
204 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ | |
205 | CONFIG_SYS_INIT_RAM_SIZE - \ | |
206 | GENERATED_GBL_DATA_SIZE) | |
207 | ||
208 | /* | |
209 | * ethernet support, EMAC | |
210 | * | |
211 | */ | |
212 | #define CONFIG_DRIVER_TI_EMAC | |
213 | #define CONFIG_DRIVER_TI_EMAC_USE_RMII | |
214 | #define CONFIG_MII | |
215 | #define CONFIG_EMAC_MDIO_PHY_NUM 0 | |
f9c6fac4 SB |
216 | #define CONFIG_BOOTP_DNS |
217 | #define CONFIG_BOOTP_DNS2 | |
218 | #define CONFIG_BOOTP_SEND_HOSTNAME | |
219 | #define CONFIG_NET_RETRY_COUNT 10 | |
f9c6fac4 SB |
220 | |
221 | /* Defines for SPL */ | |
47f7bcae | 222 | #define CONFIG_SPL_FRAMEWORK |
d7cb93b2 | 223 | #define CONFIG_SPL_BOARD_INIT |
f9c6fac4 SB |
224 | #define CONFIG_SPL_CONSOLE |
225 | #define CONFIG_SPL_NAND_SIMPLE | |
8ad59c9a | 226 | #define CONFIG_SPL_NAND_SOFTECC |
f9c6fac4 SB |
227 | #define CONFIG_SPL_NAND_WORKSPACE 0x8f07f000 /* below BSS */ |
228 | ||
229 | #define CONFIG_SPL_LIBCOMMON_SUPPORT | |
230 | #define CONFIG_SPL_LIBDISK_SUPPORT | |
231 | #define CONFIG_SPL_I2C_SUPPORT | |
232 | #define CONFIG_SPL_LIBGENERIC_SUPPORT | |
233 | #define CONFIG_SPL_SERIAL_SUPPORT | |
16e41c85 | 234 | #define CONFIG_SPL_GPIO_SUPPORT |
f9c6fac4 SB |
235 | #define CONFIG_SPL_POWER_SUPPORT |
236 | #define CONFIG_SPL_NAND_SUPPORT | |
6f2f01b9 SW |
237 | #define CONFIG_SPL_NAND_BASE |
238 | #define CONFIG_SPL_NAND_DRIVERS | |
239 | #define CONFIG_SPL_NAND_ECC | |
f9c6fac4 SB |
240 | #define CONFIG_SPL_LDSCRIPT "$(CPUDIR)/omap-common/u-boot-spl.lds" |
241 | ||
242 | #define CONFIG_SPL_TEXT_BASE 0x40200000 /*CONFIG_SYS_SRAM_START*/ | |
e0820ccc | 243 | #define CONFIG_SPL_MAX_SIZE (54 * 1024) /* 8 KB for stack */ |
f9c6fac4 SB |
244 | |
245 | #define CONFIG_SYS_SPL_MALLOC_START 0x8f000000 | |
246 | #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000 | |
247 | #define CONFIG_SPL_BSS_START_ADDR 0x8f080000 /* end of RAM */ | |
248 | #define CONFIG_SPL_BSS_MAX_SIZE 0x80000 | |
249 | ||
250 | /* NAND boot config */ | |
b80a6603 | 251 | #define CONFIG_SYS_NAND_BUSWIDTH_16BIT 16 |
f9c6fac4 SB |
252 | #define CONFIG_SYS_NAND_PAGE_COUNT 64 |
253 | #define CONFIG_SYS_NAND_PAGE_SIZE 2048 | |
254 | #define CONFIG_SYS_NAND_OOBSIZE 64 | |
255 | #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024) | |
256 | #define CONFIG_SYS_NAND_5_ADDR_CYCLE | |
257 | #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0 | |
258 | #define CONFIG_SYS_NAND_ECCPOS {40, 41, 42, 43, 44, 45, 46, 47,\ | |
259 | 48, 49, 50, 51, 52, 53, 54, 55,\ | |
260 | 56, 57, 58, 59, 60, 61, 62, 63} | |
261 | #define CONFIG_SYS_NAND_ECCSIZE 256 | |
262 | #define CONFIG_SYS_NAND_ECCBYTES 3 | |
3f719069 | 263 | #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_SW |
f9c6fac4 | 264 | |
f9c6fac4 SB |
265 | #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE |
266 | ||
267 | #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000 | |
268 | #define CONFIG_SYS_NAND_U_BOOT_SIZE 0x80000 | |
269 | ||
270 | #define CONFIG_OF_LIBFDT | |
271 | #define CONFIG_FIT | |
272 | #define CONFIG_CMD_UBI | |
273 | #define CONFIG_CMD_UBIFS | |
274 | #define CONFIG_RBTREE | |
275 | #define CONFIG_LZO | |
276 | #define CONFIG_MTD_PARTITIONS | |
277 | #define CONFIG_MTD_DEVICE | |
278 | #define CONFIG_CMD_MTDPARTS | |
279 | ||
280 | /* Setup MTD for NAND on the SOM */ | |
281 | #define MTDIDS_DEFAULT "nand0=omap2-nand.0" | |
282 | #define MTDPARTS_DEFAULT "mtdparts=omap2-nand.0:512k(MLO)," \ | |
1fdabedd SB |
283 | "1m(u-boot),256k(env1)," \ |
284 | "256k(env2),6m(kernel),-(rootfs)" | |
f9c6fac4 | 285 | |
f9c6fac4 SB |
286 | #define CONFIG_TAM3517_SETTINGS \ |
287 | "netdev=eth0\0" \ | |
288 | "nandargs=setenv bootargs root=${nandroot} " \ | |
289 | "rootfstype=${nandrootfstype}\0" \ | |
290 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
291 | "nfsroot=${serverip}:${rootpath}\0" \ | |
292 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
293 | "addip_sta=setenv bootargs ${bootargs} " \ | |
294 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
295 | ":${hostname}:${netdev}:off panic=1\0" \ | |
296 | "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \ | |
297 | "addip=if test -n ${ipdyn};then run addip_dyn;" \ | |
298 | "else run addip_sta;fi\0" \ | |
299 | "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \ | |
300 | "addtty=setenv bootargs ${bootargs}" \ | |
301 | " console=ttyO0,${baudrate}\0" \ | |
302 | "addmisc=setenv bootargs ${bootargs} ${misc}\0" \ | |
303 | "loadaddr=82000000\0" \ | |
304 | "kernel_addr_r=82000000\0" \ | |
93ea89f0 MV |
305 | "hostname=" __stringify(CONFIG_HOSTNAME) "\0" \ |
306 | "bootfile=" __stringify(CONFIG_HOSTNAME) "/uImage\0" \ | |
f9c6fac4 SB |
307 | "flash_self=run ramargs addip addtty addmtd addmisc;" \ |
308 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ | |
309 | "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \ | |
310 | "bootm ${kernel_addr}\0" \ | |
311 | "nandboot=run nandargs addip addtty addmtd addmisc;" \ | |
312 | "nand read ${kernel_addr_r} kernel\0" \ | |
313 | "bootm ${kernel_addr_r}\0" \ | |
314 | "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \ | |
315 | "run nfsargs addip addtty addmtd addmisc;" \ | |
316 | "bootm ${kernel_addr_r}\0" \ | |
317 | "net_self=if run net_self_load;then " \ | |
318 | "run ramargs addip addtty addmtd addmisc;" \ | |
319 | "bootm ${kernel_addr_r} ${ramdisk_addr_r};" \ | |
320 | "else echo Images not loades;fi\0" \ | |
93ea89f0 | 321 | "u-boot=" __stringify(CONFIG_HOSTNAME) "/u-boot.img\0" \ |
f9c6fac4 SB |
322 | "load=tftp ${loadaddr} ${u-boot}\0" \ |
323 | "loadmlo=tftp ${loadaddr} ${mlo}\0" \ | |
93ea89f0 | 324 | "mlo=" __stringify(CONFIG_HOSTNAME) "/MLO\0" \ |
f9c6fac4 SB |
325 | "uboot_addr=0x80000\0" \ |
326 | "update=nandecc sw;nand erase ${uboot_addr} 100000;" \ | |
327 | "nand write ${loadaddr} ${uboot_addr} 80000\0" \ | |
328 | "updatemlo=nandecc hw;nand erase 0 20000;" \ | |
329 | "nand write ${loadaddr} 0 20000\0" \ | |
330 | "upd=if run load;then echo Updating u-boot;if run update;" \ | |
331 | "then echo U-Boot updated;" \ | |
332 | "else echo Error updating u-boot !;" \ | |
333 | "echo Board without bootloader !!;" \ | |
334 | "fi;" \ | |
335 | "else echo U-Boot not downloaded..exiting;fi\0" \ | |
336 | ||
8103c6f0 SB |
337 | |
338 | /* | |
339 | * this is common code for all TAM3517 boards. | |
340 | * MAC address is stored from manufacturer in | |
341 | * I2C EEPROM | |
342 | */ | |
343 | #if !(defined(__KERNEL_STRICT_NAMES) || defined(__ASSEMBLY__)) | |
8103c6f0 SB |
344 | /* |
345 | * The I2C EEPROM on the TAM3517 contains | |
346 | * mac address and production data | |
347 | */ | |
348 | struct tam3517_module_info { | |
349 | char customer[48]; | |
350 | char product[48]; | |
351 | ||
352 | /* | |
353 | * bit 0~47 : sequence number | |
354 | * bit 48~55 : week of year, from 0. | |
355 | * bit 56~63 : year | |
356 | */ | |
357 | unsigned long long sequence_number; | |
358 | ||
359 | /* | |
360 | * bit 0~7 : revision fixed | |
361 | * bit 8~15 : revision major | |
362 | * bit 16~31 : TNxxx | |
363 | */ | |
364 | unsigned int revision; | |
365 | unsigned char eth_addr[4][8]; | |
366 | unsigned char _rev[100]; | |
367 | }; | |
368 | ||
31f5b651 SB |
369 | #define TAM3517_READ_EEPROM(info, ret) \ |
370 | do { \ | |
6789e84e | 371 | i2c_init(CONFIG_SYS_OMAP24_I2C_SPEED, CONFIG_SYS_OMAP24_I2C_SLAVE); \ |
8103c6f0 | 372 | if (eeprom_read(CONFIG_SYS_I2C_EEPROM_ADDR, 0, \ |
31f5b651 SB |
373 | (void *)info, sizeof(*info))) \ |
374 | ret = 1; \ | |
375 | else \ | |
376 | ret = 0; \ | |
377 | } while (0) | |
378 | ||
379 | #define TAM3517_READ_MAC_FROM_EEPROM(info) \ | |
380 | do { \ | |
381 | char buf[80], ethname[20]; \ | |
382 | int i; \ | |
8103c6f0 | 383 | memset(buf, 0, sizeof(buf)); \ |
31f5b651 | 384 | for (i = 0 ; i < ARRAY_SIZE((info)->eth_addr); i++) { \ |
8103c6f0 | 385 | sprintf(buf, "%02X:%02X:%02X:%02X:%02X:%02X", \ |
31f5b651 SB |
386 | (info)->eth_addr[i][5], \ |
387 | (info)->eth_addr[i][4], \ | |
388 | (info)->eth_addr[i][3], \ | |
389 | (info)->eth_addr[i][2], \ | |
390 | (info)->eth_addr[i][1], \ | |
391 | (info)->eth_addr[i][0]); \ | |
8103c6f0 SB |
392 | \ |
393 | if (i) \ | |
394 | sprintf(ethname, "eth%daddr", i); \ | |
395 | else \ | |
396 | sprintf(ethname, "ethaddr"); \ | |
397 | printf("Setting %s from EEPROM with %s\n", ethname, buf);\ | |
398 | setenv(ethname, buf); \ | |
399 | } \ | |
400 | } while (0) | |
31f5b651 SB |
401 | |
402 | /* The following macros are taken from Technexion's documentation */ | |
403 | #define TAM3517_sequence_number(info) \ | |
404 | ((info)->sequence_number % 0x1000000000000LL) | |
405 | #define TAM3517_week_of_year(info) (((info)->sequence_number >> 48) % 0x100) | |
406 | #define TAM3517_year(info) ((info)->sequence_number >> 56) | |
407 | #define TAM3517_revision_fixed(info) ((info)->revision % 0x100) | |
408 | #define TAM3517_revision_major(info) (((info)->revision >> 8) % 0x100) | |
409 | #define TAM3517_revision_tn(info) ((info)->revision >> 16) | |
410 | ||
411 | #define TAM3517_PRINT_SOM_INFO(info) \ | |
412 | do { \ | |
413 | printf("Vendor:%s\n", (info)->customer); \ | |
414 | printf("SOM: %s\n", (info)->product); \ | |
415 | printf("SeqNr: %02llu%02llu%012llu\n", \ | |
416 | TAM3517_year(info), \ | |
417 | TAM3517_week_of_year(info), \ | |
418 | TAM3517_sequence_number(info)); \ | |
419 | printf("Rev: TN%u %u.%u\n", \ | |
420 | TAM3517_revision_tn(info), \ | |
421 | TAM3517_revision_major(info), \ | |
422 | TAM3517_revision_fixed(info)); \ | |
423 | } while (0) | |
424 | ||
8103c6f0 SB |
425 | #endif |
426 | ||
f9c6fac4 | 427 | #endif /* __TAM3517_H */ |