]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - ld/emultempl/armelf.em
bfd_section_* macros
[thirdparty/binutils-gdb.git] / ld / emultempl / armelf.em
CommitLineData
252b5132 1# This shell script emits a C file. -*- C -*-
82704155 2# Copyright (C) 1991-2019 Free Software Foundation, Inc.
41392f03 3#
f96b4a7b 4# This file is part of the GNU Binutils.
41392f03
AM
5#
6# This program is free software; you can redistribute it and/or modify
7# it under the terms of the GNU General Public License as published by
f96b4a7b 8# the Free Software Foundation; either version 3 of the License, or
41392f03
AM
9# (at your option) any later version.
10#
11# This program is distributed in the hope that it will be useful,
12# but WITHOUT ANY WARRANTY; without even the implied warranty of
13# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14# GNU General Public License for more details.
15#
16# You should have received a copy of the GNU General Public License
17# along with this program; if not, write to the Free Software
f96b4a7b
NC
18# Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
19# MA 02110-1301, USA.
41392f03
AM
20#
21
075a2b89 22# This file is sourced from elf.em, and defines extra arm-elf
41392f03
AM
23# specific routines.
24#
a82644e2 25test -z "$TARGET2_TYPE" && TARGET2_TYPE="rel"
92b93329 26fragment <<EOF
7ca69e9e 27
906e58ca 28#include "ldctor.h"
1d022697
PB
29#include "elf/arm.h"
30
68c39892
TP
31static struct elf32_arm_params params =
32{
33 NULL, /* thumb_entry_symbol */
34 0, /* byteswap_code */
35 0${TARGET1_IS_REL}, /* target1_is_rel */
36 "${TARGET2_TYPE}", /* target2_type */
37 0, /* fix_v4bx */
38 0, /* use_blx */
39 BFD_ARM_VFP11_FIX_DEFAULT, /* vfp11_denorm_fix */
40 BFD_ARM_STM32L4XX_FIX_NONE, /* stm32l4xx_fix */
41 0, /* no_enum_size_warning */
42 0, /* no_wchar_size_warning */
43 0, /* pic_veneer */
44 -1, /* fix_cortex_a8 */
45 1, /* fix_arm1176 */
46 -1, /* merge_exidx_entries */
47 0, /* cmse_implib */
48 NULL /* in_implib_bfd */
49};
0955507f 50static char *in_implib_filename = NULL;
7ca69e9e 51
252b5132 52static void
0c7a8e5a 53gld${EMULATION_NAME}_before_parse (void)
252b5132
RH
54{
55#ifndef TARGET_ /* I.e., if not generic. */
5e2f1575 56 ldfile_set_output_arch ("`echo ${ARCH}`", bfd_arch_unknown);
252b5132 57#endif /* not TARGET_ */
66be1055 58 input_flags.dynamic = ${DYNAMIC_LINK-TRUE};
b34976b6 59 config.has_shared = `if test -n "$GENERATE_SHLIB_SCRIPT" ; then echo TRUE ; else echo FALSE ; fi`;
e2caaa1f 60 config.separate_code = `if test "x${SEPARATE_CODE}" = xyes ; then echo TRUE ; else echo FALSE ; fi`;
5c3261b0 61 link_info.check_relocs_after_open_input = TRUE;
576438f0 62 link_info.relro = DEFAULT_LD_Z_RELRO;
252b5132
RH
63}
64
3940d2c3
NC
65static void
66gld${EMULATION_NAME}_set_symbols (void)
67{
68 /* PR 19106: The section resizing code in gldarmelf_after_allocation
69 is effectively the same as relaxation, so prevent early memory
70 region checks which produce bogus error messages.
71 Note - this test has nothing to do with symbols. It is just here
72 because this is the first emulation routine that is called after
73 the command line has been parsed. */
74 if (!bfd_link_relocatable (&link_info))
75 TARGET_ENABLE_RELAXATION;
76}
77
1220a729 78static void
0c7a8e5a 79arm_elf_before_allocation (void)
1220a729 80{
68c39892 81 bfd_elf32_arm_set_byteswap_code (&link_info, params.byteswap_code);
d504ffc8 82
c6dd86c6
JB
83 /* Choose type of VFP11 erratum fix, or warn if specified fix is unnecessary
84 due to architecture version. */
f13a99db 85 bfd_elf32_arm_set_vfp11_fix (link_info.output_bfd, &link_info);
c6dd86c6 86
a504d23a
LA
87 /* Choose type of STM32L4XX erratum fix, or warn if specified fix is
88 unnecessary due to architecture version. */
89 bfd_elf32_arm_set_stm32l4xx_fix (link_info.output_bfd, &link_info);
90
48229727
JB
91 /* Auto-select Cortex-A8 erratum fix if it wasn't explicitly specified. */
92 bfd_elf32_arm_set_cortex_a8_fix (link_info.output_bfd, &link_info);
93
daa4adae
TP
94 /* Ensure the output sections of veneers needing a dedicated one is not
95 removed. */
96 bfd_elf32_arm_keep_private_stub_output_sections (&link_info);
97
d504ffc8
DJ
98 /* We should be able to set the size of the interworking stub section. We
99 can't do it until later if we have dynamic sections, though. */
cbc704f3 100 if (elf_hash_table (&link_info)->dynobj == NULL)
d504ffc8
DJ
101 {
102 /* Here we rummage through the found bfds to collect glue information. */
103 LANG_FOR_EACH_INPUT_STATEMENT (is)
104 {
6c19b93b
AM
105 /* Initialise mapping tables for code/data. */
106 bfd_elf32_arm_init_maps (is->the_bfd);
c6dd86c6 107
d504ffc8 108 if (!bfd_elf32_arm_process_before_allocation (is->the_bfd,
c6dd86c6 109 &link_info)
a504d23a
LA
110 || !bfd_elf32_arm_vfp11_erratum_scan (is->the_bfd, &link_info)
111 || !bfd_elf32_arm_stm32l4xx_erratum_scan (is->the_bfd,
112 &link_info))
252b5132 113 /* xgettext:c-format */
df5f2391
AM
114 einfo (_("%P: errors encountered processing file %s\n"),
115 is->filename);
d504ffc8 116 }
3e6b1042
DJ
117
118 /* We have seen it all. Allocate it, and carry on. */
119 bfd_elf32_arm_allocate_interworking_sections (& link_info);
d504ffc8 120 }
252b5132 121
063d4ee1
AM
122 /* Call the standard elf routine. */
123 gld${EMULATION_NAME}_before_allocation ();
252b5132
RH
124}
125
906e58ca
NC
126/* Fake input file for stubs. */
127static lang_input_statement_type *stub_file;
128
129/* Whether we need to call gldarm_layout_sections_again. */
130static int need_laying_out = 0;
131
132/* Maximum size of a group of input sections that can be handled by
133 one stub section. A value of +/-1 indicates the bfd back-end
134 should use a suitable default size. */
135static bfd_signed_vma group_size = 1;
136
137struct hook_stub_info
138{
139 lang_statement_list_type add;
140 asection *input_section;
141};
142
143/* Traverse the linker tree to find the spot where the stub goes. */
144
145static bfd_boolean
146hook_in_stub (struct hook_stub_info *info, lang_statement_union_type **lp)
147{
148 lang_statement_union_type *l;
149 bfd_boolean ret;
150
151 for (; (l = *lp) != NULL; lp = &l->header.next)
152 {
153 switch (l->header.type)
154 {
155 case lang_constructors_statement_enum:
156 ret = hook_in_stub (info, &constructor_list.head);
157 if (ret)
158 return ret;
159 break;
160
161 case lang_output_section_statement_enum:
162 ret = hook_in_stub (info,
163 &l->output_section_statement.children.head);
164 if (ret)
165 return ret;
166 break;
167
168 case lang_wild_statement_enum:
169 ret = hook_in_stub (info, &l->wild_statement.children.head);
170 if (ret)
171 return ret;
172 break;
173
174 case lang_group_statement_enum:
175 ret = hook_in_stub (info, &l->group_statement.children.head);
176 if (ret)
177 return ret;
178 break;
179
180 case lang_input_section_enum:
181 if (l->input_section.section == info->input_section)
182 {
183 /* We've found our section. Insert the stub immediately
07d72278
DJ
184 after its associated input section. */
185 *(info->add.tail) = l->header.next;
186 l->header.next = info->add.head;
906e58ca
NC
187 return TRUE;
188 }
189 break;
190
191 case lang_data_statement_enum:
192 case lang_reloc_statement_enum:
193 case lang_object_symbols_statement_enum:
194 case lang_output_statement_enum:
195 case lang_target_statement_enum:
196 case lang_input_statement_enum:
197 case lang_assignment_statement_enum:
198 case lang_padding_statement_enum:
199 case lang_address_statement_enum:
200 case lang_fill_statement_enum:
201 break;
202
203 default:
204 FAIL ();
205 break;
206 }
207 }
208 return FALSE;
209}
210
211
212/* Call-back for elf32_arm_size_stubs. */
213
214/* Create a new stub section, and arrange for it to be linked
07d72278 215 immediately after INPUT_SECTION. */
906e58ca
NC
216
217static asection *
7a89b94e 218elf32_arm_add_stub_section (const char * stub_sec_name,
6bde4c52
TP
219 asection * output_section,
220 asection * after_input_section,
7a89b94e 221 unsigned int alignment_power)
906e58ca
NC
222{
223 asection *stub_sec;
224 flagword flags;
906e58ca
NC
225 lang_output_section_statement_type *os;
226 struct hook_stub_info info;
227
906e58ca
NC
228 flags = (SEC_ALLOC | SEC_LOAD | SEC_READONLY | SEC_CODE
229 | SEC_HAS_CONTENTS | SEC_RELOC | SEC_IN_MEMORY | SEC_KEEP);
9795b468
AM
230 stub_sec = bfd_make_section_anyway_with_flags (stub_file->the_bfd,
231 stub_sec_name, flags);
232 if (stub_sec == NULL)
906e58ca
NC
233 goto err_ret;
234
fd361982 235 bfd_set_section_alignment (stub_sec, alignment_power);
906e58ca 236
24ef1aa7 237 os = lang_output_section_get (output_section);
906e58ca 238
6bde4c52 239 info.input_section = after_input_section;
906e58ca 240 lang_list_init (&info.add);
b9c361e0 241 lang_add_section (&info.add, stub_sec, NULL, os);
906e58ca
NC
242
243 if (info.add.head == NULL)
244 goto err_ret;
245
6bde4c52
TP
246 if (after_input_section == NULL)
247 {
248 lang_statement_union_type **lp = &os->children.head;
249 lang_statement_union_type *l, *lprev = NULL;
250
251 for (; (l = *lp) != NULL; lp = &l->header.next, lprev = l);
252
253 if (lprev)
254 lprev->header.next = info.add.head;
255 else
256 os->children.head = info.add.head;
257
258 return stub_sec;
259 }
260 else
261 {
262 if (hook_in_stub (&info, &os->children.head))
263 return stub_sec;
264 }
906e58ca
NC
265
266 err_ret:
d003af55 267 einfo (_("%X%P: can not make stub section: %E\n"));
906e58ca
NC
268 return NULL;
269}
270
271/* Another call-back for elf_arm_size_stubs. */
272
6f798e5c 273static void
906e58ca
NC
274gldarm_layout_sections_again (void)
275{
276 /* If we have changed sizes of the stub sections, then we need
277 to recalculate all the section offsets. This may mean we need to
278 add even more stubs. */
d871d478 279 ldelf_map_segments (TRUE);
906e58ca
NC
280 need_laying_out = -1;
281}
282
283static void
284build_section_lists (lang_statement_union_type *statement)
285{
286 if (statement->header.type == lang_input_section_enum)
287 {
288 asection *i = statement->input_section.section;
289
dbaa2011 290 if (i->sec_info_type != SEC_INFO_TYPE_JUST_SYMS
906e58ca
NC
291 && (i->flags & SEC_EXCLUDE) == 0
292 && i->output_section != NULL
293 && i->output_section->owner == link_info.output_bfd)
294 elf32_arm_next_input_section (& link_info, i);
295 }
296}
297
2468f9c9
PB
298static int
299compare_output_sec_vma (const void *a, const void *b)
300{
301 asection *asec = *(asection **) a, *bsec = *(asection **) b;
302 asection *aout = asec->output_section, *bout = bsec->output_section;
303 bfd_vma avma, bvma;
e2caaa1f 304
2468f9c9
PB
305 /* If there's no output section for some reason, compare equal. */
306 if (!aout || !bout)
307 return 0;
e2caaa1f 308
2468f9c9
PB
309 avma = aout->vma + asec->output_offset;
310 bvma = bout->vma + bsec->output_offset;
e2caaa1f 311
2468f9c9
PB
312 if (avma > bvma)
313 return 1;
314 else if (avma < bvma)
315 return -1;
e2caaa1f 316
2468f9c9
PB
317 return 0;
318}
319
906e58ca 320static void
eaeb0a9d 321gld${EMULATION_NAME}_after_allocation (void)
6f798e5c 322{
75938853
AM
323 int ret;
324
491d01d3
YU
325 /* Build a sorted list of input text sections, then use that to process
326 the unwind table index. */
327 unsigned int list_size = 10;
328 asection **sec_list = (asection **)
329 xmalloc (list_size * sizeof (asection *));
330 unsigned int sec_count = 0;
331
332 LANG_FOR_EACH_INPUT_STATEMENT (is)
2468f9c9 333 {
491d01d3
YU
334 bfd *abfd = is->the_bfd;
335 asection *sec;
e2caaa1f 336
491d01d3
YU
337 if ((abfd->flags & (EXEC_P | DYNAMIC)) != 0)
338 continue;
e2caaa1f 339
491d01d3
YU
340 for (sec = abfd->sections; sec != NULL; sec = sec->next)
341 {
342 asection *out_sec = sec->output_section;
343
344 if (out_sec
345 && elf_section_data (sec)
346 && elf_section_type (sec) == SHT_PROGBITS
347 && (elf_section_flags (sec) & SHF_EXECINSTR) != 0
348 && (sec->flags & SEC_EXCLUDE) == 0
349 && sec->sec_info_type != SEC_INFO_TYPE_JUST_SYMS
350 && out_sec != bfd_abs_section_ptr)
2468f9c9 351 {
491d01d3 352 if (sec_count == list_size)
2468f9c9 353 {
491d01d3
YU
354 list_size *= 2;
355 sec_list = (asection **)
356 xrealloc (sec_list, list_size * sizeof (asection *));
2468f9c9 357 }
491d01d3
YU
358
359 sec_list[sec_count++] = sec;
2468f9c9
PB
360 }
361 }
491d01d3 362 }
e2caaa1f 363
491d01d3 364 qsort (sec_list, sec_count, sizeof (asection *), &compare_output_sec_vma);
e2caaa1f 365
491d01d3 366 if (elf32_arm_fix_exidx_coverage (sec_list, sec_count, &link_info,
68c39892 367 params.merge_exidx_entries))
491d01d3 368 need_laying_out = 1;
e2caaa1f 369
491d01d3 370 free (sec_list);
6f798e5c 371
906e58ca
NC
372 /* bfd_elf32_discard_info just plays with debugging sections,
373 ie. doesn't affect any code, so we can delay resizing the
374 sections. It's likely we'll resize everything in the process of
375 adding stubs. */
75938853
AM
376 ret = bfd_elf_discard_info (link_info.output_bfd, & link_info);
377 if (ret < 0)
378 {
d003af55 379 einfo (_("%X%P: .eh_frame/.stab edit: %E\n"));
75938853
AM
380 return;
381 }
382 else if (ret > 0)
906e58ca
NC
383 need_laying_out = 1;
384
385 /* If generating a relocatable output file, then we don't
386 have to examine the relocs. */
0e1862bb 387 if (stub_file != NULL && !bfd_link_relocatable (&link_info))
906e58ca 388 {
75938853 389 ret = elf32_arm_setup_section_lists (link_info.output_bfd, &link_info);
906e58ca
NC
390 if (ret != 0)
391 {
392 if (ret < 0)
393 {
d003af55
AM
394 einfo (_("%X%P: could not compute sections lists "
395 "for stub generation: %E\n"));
906e58ca
NC
396 return;
397 }
398
399 lang_for_each_statement (build_section_lists);
400
401 /* Call into the BFD backend to do the real work. */
402 if (! elf32_arm_size_stubs (link_info.output_bfd,
403 stub_file->the_bfd,
404 & link_info,
405 group_size,
406 & elf32_arm_add_stub_section,
407 & gldarm_layout_sections_again))
408 {
df5f2391 409 einfo (_("%X%P: can not size stub section: %E\n"));
906e58ca
NC
410 return;
411 }
412 }
413 }
414
415 if (need_laying_out != -1)
d871d478 416 ldelf_map_segments (need_laying_out);
eaeb0a9d
AM
417}
418
419static void
420gld${EMULATION_NAME}_finish (void)
421{
422 struct bfd_link_hash_entry * h;
423
424 {
425 LANG_FOR_EACH_INPUT_STATEMENT (is)
426 {
6c19b93b
AM
427 /* Figure out where VFP11 erratum veneers (and the labels returning
428 from same) have been placed. */
429 bfd_elf32_arm_vfp11_fix_veneer_locations (is->the_bfd, &link_info);
a504d23a
LA
430
431 /* Figure out where STM32L4XX erratum veneers (and the labels returning
432 from them) have been placed. */
433 bfd_elf32_arm_stm32l4xx_fix_veneer_locations (is->the_bfd, &link_info);
eaeb0a9d
AM
434 }
435 }
906e58ca 436
0e1862bb 437 if (!bfd_link_relocatable (&link_info))
906e58ca
NC
438 {
439 /* Now build the linker stubs. */
440 if (stub_file->the_bfd->sections != NULL)
441 {
442 if (! elf32_arm_build_stubs (& link_info))
d003af55 443 einfo (_("%X%P: can not build stubs: %E\n"));
906e58ca
NC
444 }
445 }
446
447 finish_default ();
c56feb2b 448
68c39892 449 if (params.thumb_entry_symbol)
1d022697 450 {
68c39892 451 h = bfd_link_hash_lookup (link_info.hash, params.thumb_entry_symbol,
1d022697
PB
452 FALSE, FALSE, TRUE);
453 }
454 else
455 {
456 struct elf_link_hash_entry * eh;
457
458 if (!entry_symbol.name)
459 return;
460
461 h = bfd_link_hash_lookup (link_info.hash, entry_symbol.name,
462 FALSE, FALSE, TRUE);
463 eh = (struct elf_link_hash_entry *)h;
39d911fc
TP
464 if (!h || ARM_GET_SYM_BRANCH_TYPE (eh->target_internal)
465 != ST_BRANCH_TO_THUMB)
1d022697
PB
466 return;
467 }
0c7a8e5a 468
6f798e5c
NC
469
470 if (h != (struct bfd_link_hash_entry *) NULL
471 && (h->type == bfd_link_hash_defined
472 || h->type == bfd_link_hash_defweak)
473 && h->u.def.section->output_section != NULL)
474 {
475 static char buffer[32];
88f7bcd5 476 bfd_vma val;
0c7a8e5a 477
88f7bcd5
NC
478 /* Special procesing is required for a Thumb entry symbol. The
479 bottom bit of its address must be set. */
480 val = (h->u.def.value
fd361982 481 + bfd_section_vma (h->u.def.section->output_section)
88f7bcd5 482 + h->u.def.section->output_offset);
0c7a8e5a 483
88f7bcd5 484 val |= 1;
6f798e5c 485
88f7bcd5 486 /* Now convert this value into a string and store it in entry_symbol
0c7a8e5a 487 where the lang_finish() function will pick it up. */
88f7bcd5
NC
488 buffer[0] = '0';
489 buffer[1] = 'x';
0c7a8e5a 490
88f7bcd5 491 sprintf_vma (buffer + 2, val);
6f798e5c 492
68c39892 493 if (params.thumb_entry_symbol != NULL && entry_symbol.name != NULL
1d022697 494 && entry_from_cmdline)
88f7bcd5 495 einfo (_("%P: warning: '--thumb-entry %s' is overriding '-e %s'\n"),
68c39892 496 params.thumb_entry_symbol, entry_symbol.name);
88f7bcd5 497 entry_symbol.name = buffer;
6f798e5c 498 }
88f7bcd5 499 else
6241fe3d 500 einfo (_("%P: warning: cannot find thumb start symbol %s\n"),
f5a1cdde 501 h->root.string);
6f798e5c
NC
502}
503
bf21ed78 504/* This is a convenient point to tell BFD about target specific flags.
3674e28a
PB
505 After the output has been created, but before inputs are read. */
506static void
507arm_elf_create_output_section_statements (void)
508{
b8976b05
NC
509 if (strstr (bfd_get_target (link_info.output_bfd), "arm") == NULL)
510 {
511 /* The arm backend needs special fields in the output hash structure.
512 These will only be created if the output format is an arm format,
513 hence we do not support linking and changing output formats at the
514 same time. Use a link followed by objcopy to change output formats. */
df5f2391
AM
515 einfo (_("%F%P: error: cannot change output format "
516 "whilst linking %s binaries\n"), "ARM");
b8976b05
NC
517 return;
518 }
519
0955507f
TP
520 if (in_implib_filename)
521 {
68c39892
TP
522 params.in_implib_bfd = bfd_openr (in_implib_filename,
523 bfd_get_target (link_info.output_bfd));
0955507f 524
68c39892 525 if (params.in_implib_bfd == NULL)
df5f2391 526 einfo (_("%F%P: %s: can't open: %E\n"), in_implib_filename);
0955507f 527
68c39892 528 if (!bfd_check_format (params.in_implib_bfd, bfd_object))
df5f2391 529 einfo (_("%F%P: %s: not a relocatable file: %E\n"), in_implib_filename);
0955507f 530 }
0955507f 531
68c39892 532 bfd_elf32_arm_set_target_params (link_info.output_bfd, &link_info, &params);
906e58ca
NC
533
534 stub_file = lang_add_input_file ("linker stubs",
6c19b93b
AM
535 lang_input_file_is_fake_enum,
536 NULL);
906e58ca
NC
537 stub_file->the_bfd = bfd_create ("linker stubs", link_info.output_bfd);
538 if (stub_file->the_bfd == NULL
539 || ! bfd_set_arch_mach (stub_file->the_bfd,
6c19b93b
AM
540 bfd_get_arch (link_info.output_bfd),
541 bfd_get_mach (link_info.output_bfd)))
906e58ca 542 {
df5f2391 543 einfo (_("%F%P: can not create BFD: %E\n"));
906e58ca
NC
544 return;
545 }
e2caaa1f 546
906e58ca
NC
547 stub_file->the_bfd->flags |= BFD_LINKER_CREATED;
548 ldlang_add_file (stub_file);
3e6b1042
DJ
549
550 /* Also use the stub file for stubs placed in a single output section. */
551 bfd_elf32_arm_add_glue_sections_to_bfd (stub_file->the_bfd, &link_info);
552 bfd_elf32_arm_get_bfd_for_interworking (stub_file->the_bfd, &link_info);
906e58ca
NC
553}
554
252b5132
RH
555EOF
556
41392f03
AM
557# Define some shell vars to insert bits of code into the standard elf
558# parse_args and list_options functions.
559#
560PARSE_AND_LIST_PROLOGUE='
561#define OPTION_THUMB_ENTRY 301
e489d0ae 562#define OPTION_BE8 302
9c504268
PB
563#define OPTION_TARGET1_REL 303
564#define OPTION_TARGET1_ABS 304
3674e28a 565#define OPTION_TARGET2 305
33bfe774
JB
566#define OPTION_FIX_V4BX 306
567#define OPTION_USE_BLX 307
c6dd86c6 568#define OPTION_VFP11_DENORM_FIX 308
bf21ed78 569#define OPTION_NO_ENUM_SIZE_WARNING 309
27e55c4d 570#define OPTION_PIC_VENEER 310
845b51d6 571#define OPTION_FIX_V4BX_INTERWORKING 311
8c45e5ec 572#define OPTION_STUBGROUP_SIZE 312
a9dc9481 573#define OPTION_NO_WCHAR_SIZE_WARNING 313
48229727
JB
574#define OPTION_FIX_CORTEX_A8 314
575#define OPTION_NO_FIX_CORTEX_A8 315
8c45e5ec 576#define OPTION_NO_MERGE_EXIDX_ENTRIES 316
2de70689
MGD
577#define OPTION_FIX_ARM1176 317
578#define OPTION_NO_FIX_ARM1176 318
8c45e5ec 579#define OPTION_LONG_PLT 319
a504d23a 580#define OPTION_STM32L4XX_FIX 320
54ddd295 581#define OPTION_CMSE_IMPLIB 321
0955507f 582#define OPTION_IN_IMPLIB 322
41392f03 583'
252b5132 584
ef5bdbd1 585PARSE_AND_LIST_SHORTOPTS=p
252b5132 586
41392f03
AM
587PARSE_AND_LIST_LONGOPTS='
588 { "no-pipeline-knowledge", no_argument, NULL, '\'p\''},
589 { "thumb-entry", required_argument, NULL, OPTION_THUMB_ENTRY},
e489d0ae 590 { "be8", no_argument, NULL, OPTION_BE8},
9c504268
PB
591 { "target1-rel", no_argument, NULL, OPTION_TARGET1_REL},
592 { "target1-abs", no_argument, NULL, OPTION_TARGET1_ABS},
3674e28a 593 { "target2", required_argument, NULL, OPTION_TARGET2},
319850b4 594 { "fix-v4bx", no_argument, NULL, OPTION_FIX_V4BX},
845b51d6 595 { "fix-v4bx-interworking", no_argument, NULL, OPTION_FIX_V4BX_INTERWORKING},
33bfe774 596 { "use-blx", no_argument, NULL, OPTION_USE_BLX},
c6dd86c6 597 { "vfp11-denorm-fix", required_argument, NULL, OPTION_VFP11_DENORM_FIX},
a504d23a 598 { "fix-stm32l4xx-629360", optional_argument, NULL, OPTION_STM32L4XX_FIX},
bf21ed78 599 { "no-enum-size-warning", no_argument, NULL, OPTION_NO_ENUM_SIZE_WARNING},
27e55c4d 600 { "pic-veneer", no_argument, NULL, OPTION_PIC_VENEER},
906e58ca 601 { "stub-group-size", required_argument, NULL, OPTION_STUBGROUP_SIZE },
a9dc9481 602 { "no-wchar-size-warning", no_argument, NULL, OPTION_NO_WCHAR_SIZE_WARNING},
48229727
JB
603 { "fix-cortex-a8", no_argument, NULL, OPTION_FIX_CORTEX_A8 },
604 { "no-fix-cortex-a8", no_argument, NULL, OPTION_NO_FIX_CORTEX_A8 },
85fdf906 605 { "no-merge-exidx-entries", no_argument, NULL, OPTION_NO_MERGE_EXIDX_ENTRIES },
2de70689
MGD
606 { "fix-arm1176", no_argument, NULL, OPTION_FIX_ARM1176 },
607 { "no-fix-arm1176", no_argument, NULL, OPTION_NO_FIX_ARM1176 },
1db37fe6 608 { "long-plt", no_argument, NULL, OPTION_LONG_PLT },
54ddd295 609 { "cmse-implib", no_argument, NULL, OPTION_CMSE_IMPLIB },
0955507f 610 { "in-implib", required_argument, NULL, OPTION_IN_IMPLIB },
41392f03 611'
252b5132 612
41392f03 613PARSE_AND_LIST_OPTIONS='
442996ee 614 fprintf (file, _(" --thumb-entry=<sym> Set the entry point to be Thumb symbol <sym>\n"));
4a977a31 615 fprintf (file, _(" --be8 Output BE8 format image\n"));
f8266dc4
NC
616 fprintf (file, _(" --target1-rel Interpret R_ARM_TARGET1 as R_ARM_REL32\n"));
617 fprintf (file, _(" --target1-abs Interpret R_ARM_TARGET1 as R_ARM_ABS32\n"));
442996ee
AM
618 fprintf (file, _(" --target2=<type> Specify definition of R_ARM_TARGET2\n"));
619 fprintf (file, _(" --fix-v4bx Rewrite BX rn as MOV pc, rn for ARMv4\n"));
845b51d6 620 fprintf (file, _(" --fix-v4bx-interworking Rewrite BX rn branch to ARMv4 interworking veneer\n"));
442996ee
AM
621 fprintf (file, _(" --use-blx Enable use of BLX instructions\n"));
622 fprintf (file, _(" --vfp11-denorm-fix Specify how to fix VFP11 denorm erratum\n"));
a504d23a 623 fprintf (file, _(" --fix-stm32l4xx-629360 Specify how to fix STM32L4XX 629360 erratum\n"));
893dcb0e 624 fprintf (file, _(" --no-enum-size-warning Don'\''t warn about objects with incompatible\n"
442996ee 625 " enum sizes\n"));
a272e28c 626 fprintf (file, _(" --no-wchar-size-warning Don'\''t warn about objects with incompatible\n"
a9dc9481 627 " wchar_t sizes\n"));
442996ee 628 fprintf (file, _(" --pic-veneer Always generate PIC interworking veneers\n"));
1db37fe6
YG
629 fprintf (file, _(" --long-plt Generate long .plt entries\n"
630 " to handle large .plt/.got displacements\n"));
54ddd295
TP
631 fprintf (file, _(" --cmse-implib Make import library to be a secure gateway import\n"
632 " library as per ARMv8-M Security Extensions\n"));
0955507f
TP
633 fprintf (file, _(" --in-implib Import library whose symbols address must\n"
634 " remain stable\n"));
906e58ca 635 fprintf (file, _("\
a272e28c 636 --stub-group-size=N Maximum size of a group of input sections that\n\
df5f2391
AM
637 can be handled by one stub section. A negative\n\
638 value locates all stubs after their branches\n\
639 (with a group size of -N), while a positive\n\
640 value allows two groups of input sections, one\n\
641 before, and one after each stub section.\n\
642 Values of +/-1 indicate the linker should\n\
643 choose suitable defaults.\n"));
48229727 644 fprintf (file, _(" --[no-]fix-cortex-a8 Disable/enable Cortex-A8 Thumb-2 branch erratum fix\n"));
85fdf906 645 fprintf (file, _(" --no-merge-exidx-entries Disable merging exidx entries\n"));
2de70689 646 fprintf (file, _(" --[no-]fix-arm1176 Disable/enable ARM1176 BLX immediate erratum fix\n"));
41392f03 647'
252b5132 648
41392f03
AM
649PARSE_AND_LIST_ARGS_CASES='
650 case '\'p\'':
dea514f5 651 /* Only here for backwards compatibility. */
41392f03 652 break;
252b5132 653
41392f03 654 case OPTION_THUMB_ENTRY:
68c39892 655 params.thumb_entry_symbol = optarg;
41392f03 656 break;
e489d0ae
PB
657
658 case OPTION_BE8:
68c39892 659 params.byteswap_code = 1;
e489d0ae 660 break;
9c504268
PB
661
662 case OPTION_TARGET1_REL:
68c39892 663 params.target1_is_rel = 1;
9c504268
PB
664 break;
665
666 case OPTION_TARGET1_ABS:
68c39892 667 params.target1_is_rel = 0;
9c504268 668 break;
3674e28a
PB
669
670 case OPTION_TARGET2:
68c39892 671 params.target2_type = optarg;
3674e28a 672 break;
319850b4
JB
673
674 case OPTION_FIX_V4BX:
68c39892 675 params.fix_v4bx = 1;
319850b4 676 break;
33bfe774 677
845b51d6 678 case OPTION_FIX_V4BX_INTERWORKING:
68c39892 679 params.fix_v4bx = 2;
845b51d6
PB
680 break;
681
33bfe774 682 case OPTION_USE_BLX:
68c39892 683 params.use_blx = 1;
33bfe774 684 break;
92b93329 685
c6dd86c6
JB
686 case OPTION_VFP11_DENORM_FIX:
687 if (strcmp (optarg, "none") == 0)
6c19b93b 688 params.vfp11_denorm_fix = BFD_ARM_VFP11_FIX_NONE;
c6dd86c6 689 else if (strcmp (optarg, "scalar") == 0)
6c19b93b 690 params.vfp11_denorm_fix = BFD_ARM_VFP11_FIX_SCALAR;
c6dd86c6 691 else if (strcmp (optarg, "vector") == 0)
6c19b93b 692 params.vfp11_denorm_fix = BFD_ARM_VFP11_FIX_VECTOR;
c6dd86c6 693 else
df5f2391 694 einfo (_("%P: unrecognized VFP11 fix type '\''%s'\''\n"), optarg);
c6dd86c6 695 break;
bf21ed78 696
a504d23a
LA
697 case OPTION_STM32L4XX_FIX:
698 if (!optarg)
6c19b93b 699 params.stm32l4xx_fix = BFD_ARM_STM32L4XX_FIX_DEFAULT;
a504d23a 700 else if (strcmp (optarg, "none") == 0)
6c19b93b 701 params.stm32l4xx_fix = BFD_ARM_STM32L4XX_FIX_NONE;
a504d23a 702 else if (strcmp (optarg, "default") == 0)
6c19b93b 703 params.stm32l4xx_fix = BFD_ARM_STM32L4XX_FIX_DEFAULT;
a504d23a 704 else if (strcmp (optarg, "all") == 0)
6c19b93b 705 params.stm32l4xx_fix = BFD_ARM_STM32L4XX_FIX_ALL;
a504d23a 706 else
df5f2391 707 einfo (_("%P: unrecognized STM32L4XX fix type '\''%s'\''\n"), optarg);
a504d23a
LA
708 break;
709
bf21ed78 710 case OPTION_NO_ENUM_SIZE_WARNING:
68c39892 711 params.no_enum_size_warning = 1;
bf21ed78 712 break;
27e55c4d 713
a9dc9481 714 case OPTION_NO_WCHAR_SIZE_WARNING:
68c39892 715 params.no_wchar_size_warning = 1;
a9dc9481
JM
716 break;
717
27e55c4d 718 case OPTION_PIC_VENEER:
68c39892 719 params.pic_veneer = 1;
27e55c4d 720 break;
906e58ca
NC
721
722 case OPTION_STUBGROUP_SIZE:
723 {
724 const char *end;
725
6c19b93b
AM
726 group_size = bfd_scan_vma (optarg, &end, 0);
727 if (*end)
df5f2391 728 einfo (_("%F%P: invalid number `%s'\''\n"), optarg);
906e58ca
NC
729 }
730 break;
48229727
JB
731
732 case OPTION_FIX_CORTEX_A8:
68c39892 733 params.fix_cortex_a8 = 1;
48229727
JB
734 break;
735
736 case OPTION_NO_FIX_CORTEX_A8:
68c39892 737 params.fix_cortex_a8 = 0;
48229727 738 break;
85fdf906
AH
739
740 case OPTION_NO_MERGE_EXIDX_ENTRIES:
68c39892 741 params.merge_exidx_entries = 0;
2de70689 742 break;
85fdf906 743
2de70689 744 case OPTION_FIX_ARM1176:
68c39892 745 params.fix_arm1176 = 1;
2de70689
MGD
746 break;
747
748 case OPTION_NO_FIX_ARM1176:
68c39892 749 params.fix_arm1176 = 0;
2de70689 750 break;
1db37fe6
YG
751
752 case OPTION_LONG_PLT:
753 bfd_elf32_arm_use_long_plt ();
754 break;
54ddd295
TP
755
756 case OPTION_CMSE_IMPLIB:
68c39892 757 params.cmse_implib = 1;
54ddd295 758 break;
0955507f
TP
759
760 case OPTION_IN_IMPLIB:
761 in_implib_filename = optarg;
762 break;
41392f03 763'
252b5132 764
3e6b1042 765# We have our own before_allocation etc. functions, but they call
41392f03 766# the standard routines, so give them a different name.
41392f03 767LDEMUL_BEFORE_ALLOCATION=arm_elf_before_allocation
eaeb0a9d 768LDEMUL_AFTER_ALLOCATION=gld${EMULATION_NAME}_after_allocation
3674e28a 769LDEMUL_CREATE_OUTPUT_SECTION_STATEMENTS=arm_elf_create_output_section_statements
252b5132 770
41392f03
AM
771# Replace the elf before_parse function with our own.
772LDEMUL_BEFORE_PARSE=gld"${EMULATION_NAME}"_before_parse
3940d2c3 773LDEMUL_SET_SYMBOLS=gld"${EMULATION_NAME}"_set_symbols
252b5132 774
41392f03 775# Call the extra arm-elf function
906e58ca 776LDEMUL_FINISH=gld${EMULATION_NAME}_finish