]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - opcodes/ChangeLog
projects / thirdparty / binutils-gdb.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
bfd/
[thirdparty/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
8d25cc3d
AM		 12009-03-18 Alan Modra <amodra@bigpond.net.au>
2
3889c459 3 * cgen-opc.c: Include alloca-conf.h rather than alloca.h.
8d25cc3d
AM		 4 * Makefile.am: Run "make dep-am".
5 * Makefile.in: Regenerate.
6 * openrisc-opc.c: Regenerate.
7
34dd024a
NC		 82009-03-10 Nick Clifton <nickc@redhat.com>
9
10 * po/id.po: Updated Indonesian translation.
11
69fe9ce5
AM		 122009-03-10 Alan Modra <amodra@bigpond.net.au>
13
14 * ppc-dis.c: Include "opintl.h".
15 (struct ppc_mopt, ppc_opts): New.
16 (ppc_parse_cpu): New function.
17 (powerpc_init_dialect): Use it.
18 (print_ppc_disassembler_options): Dump options from ppc_opts.
19 Internationalize message.
20
d11fd249
NC		 212009-03-06 Nick Clifton <nickc@redhat.com>
22
23 * po/es.po: Updated Spanish translation.
24
51dec227
AM		 252009-03-04 Alan Modra <amodra@bigpond.net.au>
26
27 PR 6768
28 * configure.in: Test for ld --as-needed support. Link shared
29 libopcodes against libm.
30 * configure: Regenerate.
31
c72ab5f2
PB		 322009-03-03 Peter Bergner <bergner@vnet.ibm.com>
33
34 * ppc-opc.c (powerpc_opcodes): Reorder the opcode table so that
35 instructions from newer processors are listed before older ones.
36
a1f7ca36
AM		 372009-03-03 Alan Modra <amodra@bigpond.net.au>
38
39 * Makefile.am: Run "make dep-am".
40 (HFILES): Move lm32-desc.h and lm32-opc.h from..
41 (CFILES): ..here.
42 * Makefile.in: Regenerate.
43
c3b7224a
NC		 442009-03-02 Qinwei <qinwei@sunnorth.com.cn>
45
46 * score7-dis.c: New file.
47 * Makefile.am: Add dependencies for score7-dis.c.
48 * Makefile.in: Regenerate.
49 * configure.in: Add score7-dis to score files.
50 * configure: Regenerate.
51 * score-dis.c: Add support for score7 architecture.
52 * score-opc.h: Likewise.
53
58e24671
RW		 542009-03-01 Ralf Wildenhues <Ralf.Wildenhues@gmx.de>
55
56 * configure: Regenerate.
57
d6f574e0
L		 582009-02-27 H.J. Lu <hongjiu.lu@intel.com>
59
60 * i386-dis.c (OP_EX): Call OP_E_memory instead of OP_E.
61
066be9f7
PB		 622009-02-26 Peter Bergner <bergner@vnet.ibm.com>
63
64 * ppc-dis.c (powerpc_init_dialect): Extend -Mpower7 to disassemble
65 the power7 and the isel instructions.
66 * ppc-opc.c (insert_xc6, extract_xc6): New static functions.
67 (insert_dm, extract_dm): Likewise.
68 (XB6): Update comment to include XX2 form.
69 (WC, XC6, SHW, DMEX, UIM, XX2, XX3RC, XX4, XX2_MASK, XX2UIM_MASK,
70 XX2BF_MASK, XX3BF_MASK, XX3SHW_MASK, XX4_MASK, XWC_MASK, POWER7): New.
71 (RemoveXX3DM): Delete.
72 (powerpc_opcodes): <"lfdp", "lfdpx", "mcrxr", "mftb", "mffgpr",
73 "mftgpr">: Deprecate for POWER7.
74 <"fres", "fres.", "frsqrtes", "frsqrtes.", "fre", "fre.", "frsqrte",
75 "frsqrte.">: Deprecate the three operand form and enable the two
76 operand form for POWER7 and later.
77 <"wait">: Extend to accept optional parameter. Enable for POWER7.
78 <"waitsrv", "waitimpl">: Add extended opcodes.
79 <"ldbrx", "stdbrx">: Enable for POWER7.
80 <"cdtbcd", "cbcdtd", "addg6s">: Add POWER6 opcodes.
81 <"bpermd", "dcbtstt", "dcbtt", "dcffix.", "dcffix", "divde.", "divde",
82 "divdeo.", "divdeo", "divdeu.", "divdeu", "divdeuo.", "divdeuo",
83 "divwe.", "divwe", "divweo.", "divweo", "divweu.", "divweu", "divweuo.",
84 "divweuo", "fcfids.", "fcfids", "fcfidu.", "fcfidu", "fcfidus.",
85 "fcfidus", "fctidu.", "fctidu", "fctiduz.", "fctiduz", "fctiwu.",
86 "fctiwu", "fctiwuz.", "fctiwuz", "ftdiv", "ftsqrt", "lbarx", "lfiwzx",
87 "lharx", "popcntd", "popcntw", "stbcx.", "sthcx.">: Add POWER7 opcodes.
88 <"lxsdux", "lxsdx", "lxvdsx", "lxvw4ux", "lxvw4x", "stxsdux", "stxsdx",
89 "stxvw4ux", "stxvw4x", "xsabsdp", "xsadddp", "xscmpodp", "xscmpudp",
90 "xscpsgndp", "xscvdpsp", "xscvdpsxds", "xscvdpsxws", "xscvdpuxds",
91 "xscvdpuxws", "xscvspdp", "xscvsxddp", "xscvuxddp", "xsdivdp",
92 "xsmaddadp", "xsmaddmdp", "xsmaxdp", "xsmindp", "xsmsubadp",
93 "xsmsubmdp", "xsmuldp", "xsnabsdp", "xsnegdp", "xsnmaddadp",
94 "xsnmaddmdp", "xsnmsubadp", "xsnmsubmdp", "xsrdpi", "xsrdpic",
95 "xsrdpim", "xsrdpip", "xsrdpiz", "xsredp", "xsrsqrtedp", "xssqrtdp",
96 "xssubdp", "xstdivdp", "xstsqrtdp", "xvabsdp", "xvabssp", "xvadddp",
97 "xvaddsp", "xvcmpeqdp.", "xvcmpeqdp", "xvcmpeqsp.", "xvcmpeqsp",
98 "xvcmpgedp.", "xvcmpgedp", "xvcmpgesp.", "xvcmpgesp", "xvcmpgtdp.",
99 "xvcmpgtdp", "xvcmpgtsp.", "xvcmpgtsp", "xvcpsgnsp", "xvcvdpsp",
100 "xvcvdpsxds", "xvcvdpsxws", "xvcvdpuxds", "xvcvdpuxws", "xvcvspdp",
101 "xvcvspsxds", "xvcvspsxws", "xvcvspuxds", "xvcvspuxws", "xvcvsxddp",
102 "xvcvsxdsp", "xvcvsxwdp", "xvcvsxwsp", "xvcvuxddp", "xvcvuxdsp",
103 "xvcvuxwdp", "xvcvuxwsp", "xvdivdp", "xvdivsp", "xvmaddadp",
104 "xvmaddasp", "xvmaddmdp", "xvmaddmsp", "xvmaxdp", "xvmaxsp",
105 "xvmindp", "xvminsp", "xvmovsp", "xvmsubadp", "xvmsubasp", "xvmsubmdp",
106 "xvmsubmsp", "xvmuldp", "xvmulsp", "xvnabsdp", "xvnabssp", "xvnegdp",
107 "xvnegsp", "xvnmaddadp", "xvnmaddasp", "xvnmaddmdp", "xvnmaddmsp",
108 "xvnmsubadp", "xvnmsubasp", "xvnmsubmdp", "xvnmsubmsp", "xvrdpi",
109 "xvrdpic", "xvrdpim", "xvrdpip", "xvrdpiz", "xvredp", "xvresp",
110 "xvrspi", "xvrspic", "xvrspim", "xvrspip", "xvrspiz", "xvrsqrtedp",
111 "xvrsqrtesp", "xvsqrtdp", "xvsqrtsp", "xvsubdp", "xvsubsp", "xvtdivdp",
112 "xvtdivsp", "xvtsqrtdp", "xvtsqrtsp", "xxland", "xxlandc", "xxlnor",
113 "xxlor", "xxlxor", "xxmrghw", "xxmrglw", "xxsel", "xxsldwi", "xxspltd",
114 "xxspltw", "xxswapd">: Add VSX opcodes.
115
4c664d7b
L		 1162009-02-23 H.J. Lu <hongjiu.lu@intel.com>
117
118 * i386-gen.c (operand_type_init): Remove OPERAND_TYPE_VEX_IMM4.
119 (operand_types): Remove Vex_Imm4.
120
121 * i386-opc.h (Vex_Imm4): Removed.
122 (OTMax): Updated.
123 (i386_operand_type): Remove vex_imm4.
124
125 * i386-opc.tbl: Remove Vex_Imm4 comments.
126 * i386-init.h: Regenerated.
127 * i386-tbl.h: Likewise.
128
4ce8808b
RE		 1292009-02-23 Richard Earnshaw <rearnsha@arm.com>
130
131 * arm-dis.c (neon_opcodes): Correct bit-mask and patterns for
132 vq{r}shr{u}n.s64 insnstructions.
133
0e55be16
PB		 1342009-02-19 Peter Bergner <bergner@vnet.ibm.com>
135
136 * ppc-opc.c (powerpc_opcodes) <"lfdepx", "stfdepx">: Fix the first
137 operand to be a float point register (FRT/FRS).
138
b1c9882d
AN		 1392009-02-18 Adam Nemet <anemet@caviumnetworks.com>
140
141 * mips-opc.c (mips_builtin_opcodes): Move the Octeon-specific
142 dmfc2 and dmtc2 before the architecture-level variants.
143
137f2437
NC		 1442009-02-18 Pierre Muller <muller@ics.u-strasbg.fr>
145
146 * fr30-opc.c: Regenerate.
147 * frv-opc.c: Regenerate.
148 * ip2k-opc.c: Regenerate.
149 * iq2000-opc.c: Regenerate.
150 * lm32-opc.c: Regenerate.
151 * m32c-opc.c: Regenerate.
152 * m32r-opc.c: Regenerate.
153 * mep-opc.c: Regenerate.
154 * mt-opc.c: Regenerate.
155 * xc16x-opc.c: Regenerate.
156 * xstormy16-opc.c: Regenerate.
157 * tic54x-dis.c (print_instruction): Avoid compiler warning on
158 sprintf call.
159
87298967
NS		 1602009-02-12 Nathan Sidwell <nathan@codesourcery.com>
161
162 * m68k-opc.c (m68k_opcodes): Add stldsr instruction.
163
80890a61
PB		 1642009-02-05 Peter Bergner <bergner@vnet.ibm.com>
165
166 * ppc-opc.c: Update copyright year.
167 (powerpc_opcodes) <"dcbt", "dcbtst">: Deprecate the Embedded operand
168 ordering for POWER4 and later and use the correct Server ordering.
169
ce2f5b3c
L		 1702009-02-04 H.J. Lu <hongjiu.lu@intel.com>
171
172 AVX Programming Reference (January, 2009)
173 * i386-dis.c (PREFIX_VEX_3A44): New.
174 (VEX_LEN_3A44_P_2): Likewise.
175 (PREFIX_VEX_3A48): Updated.
176 (VEX_LEN_3A4C_P_2): Likewise.
177 (prefix_table): Add PREFIX_VEX_3A44.
178 (vex_table): Likewise.
179 (vex_len_table): Add VEX_LEN_3A44_P_2.
180
181 * i386-opc.tbl: Add PCLMUL + AVX instructions.
182 * i386-tbl.h: Regenerated.
183
52b6b6b9
JM		 1842009-02-03 Sandip Matte <sandip@rmicorp.com>
185
186 * mips-dis.c (mips_cp0_names_xlr, mips_cp0sel_names_xlr): Define.
187 (mips_arch_choices): Add XLR entry.
188 * mips-opc.c (XLR): Define.
189 (mips_builtin_opcodes): Add XLR instructions.
190
31dd3154
JM		 1912009-02-03 Carlos O'Donell <carlos@codesourcery.com>
192
193 * Makefile.am: Add install-pdf target.
194 * po/Make-in: Add install-pdf target.
195 * Makefile.in: Regenerate.
196
c1a0a41f
DD		 1972009-02-02 DJ Delorie <dj@redhat.com>
198
199 * mep-asm.c: Regenerate.
200 * mep-desc.c: Regenerate.
201 * mep-desc.h: Regenerate.
202 * mep-dis.c: Regenerate.
203 * mep-ibld.c: Regenerate.
204 * mep-opc.c: Regenerate.
205 * mep-opc.h: Regenerate.
206
087b80de
JM		 2072009-01-29 Mark Mitchell <mark@codesourcery.com>
208
209 * arm-dis.c (thumb32_opcodes): Correct decoding for qadd, qdadd,
210 qsub, and qdsub.
211
159073e6
NC		 2122009-01-28 Chao-ying Fu <fu@mips.com>
213
214 * mips-opc.c (suxc1): Add the flag of FP_D.
215
6f3b91a6
AM		 2162009-01-20 Alan Modra <amodra@bigpond.net.au>
217
218 * fr30-asm.c, fr30-dis.c, fr30-ibld.c, frv-asm.c, frv-dis.c,
219 * frv-ibld.c, ip2k-asm.c, ip2k-dis.c, ip2k-ibld.c,
220 * iq2000-asm.c, iq2000-dis.c, iq2000-ibld.c, m32c-asm.c,
221 * m32c-dis.c, m32c-ibld.c, m32r-asm.c, m32r-dis.c,
222 * m32r-ibld.c, mep-asm.c, mep-dis.c, mep-ibld.c, mt-asm.c,
223 * mt-dis.c, mt-ibld.c, openrisc-asm.c, openrisc-dis.c,
224 * openrisc-ibld.c, xc16x-asm.c, xc16x-dis.c, xc16x-ibld.c,
225 * xstormy16-asm.c, xstormy16-dis.c, xstormy16-ibld.c: Regenerate.
226
29670fb9
AM		 2272009-01-16 Alan Modra <amodra@bigpond.net.au>
228
229 * configure.in (commonbfdlib): Delete.
230 (SHARED_LIBADD): Add pic libiberty if such is available.
231 * configure: Regenerate.
232 * po/POTFILES.in: Regenerate.
233
21169fcf
PB		 2342009-01-14 Peter Bergner <bergner@vnet.ibm.com>
235
236 * ppc-dis.c (print_insn_powerpc): Skip insn if it is deprecated.
237 * ppc-opc.c (powerpc_opcodes) <mtfsf, mtfsf.>: Deprecate the two
238 operand form and enable the four operand form for POWER6 and later.
239 <mtfsfi, mtfsfi.>: Deprecate the two operand form and enable the
240 three operand form for POWER6 and later.
241
4ca47a51
MF		 2422009-01-14 Mike Frysinger <vapier@gentoo.org>
243
244 * bfin-dis.c (OUTS): Use "%s" as format string.
245
8acd5377
L		 2462009-01-13 H.J. Lu <hongjiu.lu@intel.com>
247
248 * i386-gen.c (cpu_flag_init): Remove a white space.
249 (operand_type_init): Likewise.
250
c1ec1875
L		 2512009-01-12 H.J. Lu <hongjiu.lu@intel.com>
252
253 * i386-opc.tbl: Add NoAVX to movnti, lfence and mfence.
254 * i386-tbl.h: Regenerated.
255
c7532693
L		 2562009-01-12 H.J. Lu <hongjiu.lu@intel.com>
257
258 * i386-dis.c (dis386): Use EbS on addB, orB, adcB, sbbB, andB,
259 subB, xorB and cmpB. Use EvS on addS, orS, adcS, sbbS, andS,
260 subS, xorS and cmpS.
261
bd5295b2
L		 2622009-01-10 H.J. Lu <hongjiu.lu@intel.com>
263
264 * i386-gen.c (cpu_flag_init): Replace CpuP4 and CpuK6 with
265 CpuClflush and CpuSYSCALL, respectively. Remove CpuK8. Add
266 CPU_COREI7_FLAGS, CPU_CLFLUSH_FLAGS and CPU_SYSCALL_FLAGS.
267 (cpu_flags): Remove CpuP4, CpuK6 and CpuK8. Add CpuClflush
268 and CpuSYSCALL.
269 (lineno): Removed.
270 (set_bitfield): Take an argument, lineno. Don't report lineno
271 on error if it is -1.
272 (process_i386_cpu_flag): Take an argument, lineno.
273 (process_i386_opcode_modifier): Likewise.
274 (process_i386_operand_type): Likewise.
275 (output_i386_opcode): Likewise.
276 (opcode_hash_entry): Add lineno.
277 (process_i386_opcodes): Updated.
278 (process_i386_registers): Likewise.
279 (process_i386_initializers): Likewise.
280
281 * i386-opc.h (CpuP4): Removed.
282 (CpuK6): Likewise.
283 (CpuK8): Likewise.
284 (CpuClflush): New.
285 (CpuSYSCALL): Likewise.
286 (CpuMMX): Updated.
287 (i386_cpu_flags): Remove cpup4, cpuk6 and cpuk8. Add
288 cpuclflush and cpusyscall.
289
290 * i386-opc.tbl: Update movnti, clflush, lfence, mfence, pause,
291 syscall and sysret.
292 * i386-init.h: Regenerated.
293 * i386-tbl.h: Likewise.
294
1b7f3fb0
L		 2952009-01-09 H.J. Lu <hongjiu.lu@intel.com>
296
297 * i386-gen.c (cpu_flag_init): Add CpuRdtscp to CPU_K8_FLAGS
298 and CPU_AMDFAM10_FLAGS. Add CPU_RDTSCP_FLAGS.
299 (cpu_flags): Add CpuRdtscp.
300 (set_bitfield): Remove CpuSledgehammer check.
301
302 * i386-opc.h (CpuRdtscp): New.
303 (CpuLM): Updated.
304 (i386_cpu_flags): Add cpurdtscp.
305
306 * i386-opc.tbl: Replace CpuSledgehammer with CpuRdtscp.
307 * i386-init.h: Regenerated.
308 * i386-tbl.h: Likewise.
309
1cb0a767
PB		 3102009-01-09 Peter Bergner <bergner@vnet.ibm.com>
311
312 * ppc-opc.c (PPCNONE): Define.
313 (NOPOWER4): Delete.
314 (powerpc_opcodes): Initialize the new "deprecated" field.
315
168e3097
L		 3162009-01-06 H.J. Lu <hongjiu.lu@intel.com>
317
318 AVX Programming Reference (December, 2008)
319 * i386-dis.c (VEX_LEN_2B_M_0): Removed.
320 (VEX_LEN_E7_P_2_M_0): Likewise.
321 (VEX_LEN_2C_P_1): Updated.
322 (VEX_LEN_E8_P_2): Likewise.
323 (vex_len_table): Remove VEX_LEN_2B_M_0 and VEX_LEN_E7_P_2_M_0.
324 (mod_table): Likewise.
325
326 * i386-opc.tbl: Add 256bit vmovntdq, vmovntpd and vmovntps.
327 * i386-tbl.h: Regenerated.
328
22da050b
L		 3292009-01-05 H.J. Lu <hongjiu.lu@intel.com>
330
331 * i386-gen.c (process_copyright): Update for 2009.
332
333 * i386-init.h: Regenerated.
334 * i386-tbl.h: Likewise.
335
0bfee649 3362009-01-05 H.J. Lu <hongjiu.lu@intel.com>
6194aaab 337
0bfee649
L		 338 AVX Programming Reference (December, 2008)
339 * i386-dis.c (OP_VEX_FMA): Removed.
c0f3af97 340 (OP_EX_VexW): Likewise.
0bfee649 341 (OP_EX_VexImmW): Likewise.
c0f3af97 342 (OP_XMM_VexW): Likewise.
c0f3af97 343 (VEXI4_Fixup): Likewise.
c0f3af97 344 (VPERMIL2_Fixup): Likewise.
c0f3af97 345 (VexI4): Likewise.
0bfee649
L		 346 (VexFMA): Likewise.
347 (Vex128FMA): Likewise.
c0f3af97
L		 348 (EXVexW): Likewise.
349 (EXdVexW): Likewise.
350 (EXqVexW): Likewise.
0bfee649 351 (EXVexImmW): Likewise.
c0f3af97 352 (XMVexW): Likewise.
c0f3af97 353 (VPERMIL2): Likewise.
0bfee649
L		 354 (PREFIX_VEX_3A48...PREFIX_VEX_3A4A): Likewise.
355 (PREFIX_VEX_3A5C...PREFIX_VEX_3A5F): Likewise.
356 (PREFIX_VEX_3A68...PREFIX_VEX_3A6F): Likewise.
357 (PREFIX_VEX_3A78...PREFIX_VEX_3A7F): Likewise.
358 (VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2): Likewise.
359 (VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2): Likewise.
360 (get_vex_imm8): Likewise.
361 (OP_EX_VexReg): Likewise.
362 vpermil2_op): Likewise.
363 (EXVexWdq): New.
364 (vex_w_dq_mode): Likewise.
365 (PREFIX_VEX_3896...PREFIX_VEX_389F): Likewise.
366 (PREFIX_VEX_38A6...PREFIX_VEX_38AF): Likewise.
367 (PREFIX_VEX_38B6...PREFIX_VEX_38BF): Likewise.
368 (es_reg): Updated.
369 (PREFIX_VEX_38DB): Likewise.
370 (PREFIX_VEX_3A4A): Likewise.
371 (PREFIX_VEX_3A60): Likewise.
372 (PREFIX_VEX_3ADF): Likewise.
373 (VEX_LEN_3ADF_P_2): Likewise.
374 (prefix_table): Remove PREFIX_VEX_3A48...PREFIX_VEX_3A4A,
375 PREFIX_VEX_3A5C...PREFIX_VEX_3A5F,
376 PREFIX_VEX_3A68...PREFIX_VEX_3A6F and
377 PREFIX_VEX_3A78...PREFIX_VEX_3A7F. Add
378 PREFIX_VEX_3896...PREFIX_VEX_389F,
379 PREFIX_VEX_38A6...PREFIX_VEX_38AF and
380 PREFIX_VEX_38B6...PREFIX_VEX_38BF.
c0f3af97 381 (vex_table): Likewise.
0bfee649
L		 382 (vex_len_table): Remove VEX_LEN_3A6A_P_2...VEX_LEN_3A6F_P_2
383 and VEX_LEN_3A7A_P_2...VEX_LEN_3A7F_P_2.
384 (putop): Support "%XW".
385 (intel_operand_size): Handle vex_w_dq_mode.
58c85be7 386
0bfee649 387 * i386-opc.h (VexNDS): Add a comment for VEX NDS and VEX DDS.
58c85be7 388
0bfee649
L		 389 * i386-opc.tbl: Remove vpermil2pd/vpermil2ps and old FMA
390 instructions. Add new FMA instructions.
28dbc079
L		 391 * i386-tbl.h: Regenerated.
392
0bfee649 3932009-01-02 Matthias Klose <doko@ubuntu.com>
3fe15143 394
0bfee649
L		 395 * or32-opc.c (or32_print_register, or32_print_immediate,
396 disassemble_insn): Don't rely on undefined sprintf behaviour.
3fe15143 397
0bfee649 398For older changes see ChangeLog-2008
252b5132
RH		 399\f
400Local Variables:
2f6d2f85
NC		 401mode: change-log
402left-margin: 8
403fill-column: 74
252b5132
RH		 404version-control: never
405End:
A mirror of the official binutils-gdb repository