]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - opcodes/ChangeLog
opcodes/
[thirdparty/binutils-gdb.git] / opcodes / ChangeLog
CommitLineData
c7a8dbf9
AS
12012-06-11 Andreas Schwab <schwab@linux-m68k.org>
2
3 * ppc-opc.c (lvsl, lvebx, isellt, icbt, ldepx, lwepx, lvsr, lvehx)
4 (iselgt, lvewx, iseleq, isel, dcbst, dcbstep, dcbfl, dcbf, lbepx)
5 (lvx, dcbfep, dcbtstls, stvebx, dcbtstlse, stdepx, stwepx, dcbtls)
6 (stvehx, dcbtlse, stvewx, stbepx, icblc, stvx, dcbtstt, dcbtst)
7 (dcbtst, dcbtstep, dcbtt, dcbt, dcbt, lhepx, eciwx, dcbtep)
8 (dcread, lxvdsx, lvxl, dcblc, sthepx, ecowx, dcbi, dcread, icbtls)
9 (stvxl, lxsdx, lfdepx, stxsdx, stfdepx, dcba, dcbal, lxvw4x)
10 (tlbivax, lfdpx, lxvd2x, tlbsrx., stxvw4x, tlbsx, tlbsx., stfdpx)
11 (stfqx, stxvd2x, icbi, icbiep, icread, dcbzep): Change RA to RA0.
12
94caa966
AM
132012-05-19 Alan Modra <amodra@gmail.com>
14
15 * ppc-dis.c: Don't include elf32-ppc.h, do include elf/ppc.h.
16 (get_powerpc_dialect): Detect VLE sections from ELF sh_flags.
17
5eb3690e
AM
182012-05-18 Alan Modra <amodra@gmail.com>
19
71fe7bab
AM
20 * ia64-opc.c: Remove #include "ansidecl.h".
21 * z8kgen.c: Include sysdep.h first.
22
5eb3690e
AM
23 * arc-dis.c: Include sysdep.h first, remove some redundant includes.
24 * bfin-dis.c: Likewise.
25 * i860-dis.c: Likewise.
26 * ia64-dis.c: Likewise.
27 * ia64-gen.c: Likewise.
28 * m68hc11-dis.c: Likewise.
29 * mmix-dis.c: Likewise.
30 * msp430-dis.c: Likewise.
31 * or32-dis.c: Likewise.
32 * rl78-dis.c: Likewise.
33 * rx-dis.c: Likewise.
34 * tic4x-dis.c: Likewise.
35 * tilegx-opc.c: Likewise.
36 * tilepro-opc.c: Likewise.
37 * rx-decode.c: Regenerate.
38
a4ebc835
AM
392012-05-17 James Lemke <jwlemke@codesourcery.com>
40
41 * ppc-opc.c (powerpc_macros): Add entries for e_extlwi to e_clrlslwi.
42
98c76446
AM
432012-05-17 James Lemke <jwlemke@codesourcery.com>
44
45 * ppc-opc.c (extract_sprg): Use ALLOW8_SPRG to include VLE.
46
df7b86aa
NC
472012-05-17 Daniel Richard G. <skunk@iskunk.org>
48 Nick Clifton <nickc@redhat.com>
49
50 PR 14072
51 * configure.in: Add check that sysdep.h has been included before
52 any system header files.
53 * configure: Regenerate.
54 * config.in: Regenerate.
55 * sysdep.h: Generate an error if included before config.h.
56 * alpha-opc.c: Include sysdep.h before any other header file.
57 * alpha-dis.c: Likewise.
58 * avr-dis.c: Likewise.
59 * cgen-opc.c: Likewise.
60 * cr16-dis.c: Likewise.
61 * cris-dis.c: Likewise.
62 * crx-dis.c: Likewise.
63 * d10v-dis.c: Likewise.
64 * d10v-opc.c: Likewise.
65 * d30v-dis.c: Likewise.
66 * d30v-opc.c: Likewise.
67 * h8500-dis.c: Likewise.
68 * i370-dis.c: Likewise.
69 * i370-opc.c: Likewise.
70 * m10200-dis.c: Likewise.
71 * m10300-dis.c: Likewise.
72 * micromips-opc.c: Likewise.
73 * mips-opc.c: Likewise.
74 * mips61-opc.c: Likewise.
75 * moxie-dis.c: Likewise.
76 * or32-opc.c: Likewise.
77 * pj-dis.c: Likewise.
78 * ppc-dis.c: Likewise.
79 * ppc-opc.c: Likewise.
80 * s390-dis.c: Likewise.
81 * sh-dis.c: Likewise.
82 * sh64-dis.c: Likewise.
83 * sparc-dis.c: Likewise.
84 * sparc-opc.c: Likewise.
85 * spu-dis.c: Likewise.
86 * tic30-dis.c: Likewise.
87 * tic54x-dis.c: Likewise.
88 * tic80-dis.c: Likewise.
89 * tic80-opc.c: Likewise.
90 * tilegx-dis.c: Likewise.
91 * tilepro-dis.c: Likewise.
92 * v850-dis.c: Likewise.
93 * v850-opc.c: Likewise.
94 * vax-dis.c: Likewise.
95 * w65-dis.c: Likewise.
96 * xgate-dis.c: Likewise.
97 * xtensa-dis.c: Likewise.
98 * rl78-decode.opc: Likewise.
99 * rl78-decode.c: Regenerate.
100 * rx-decode.opc: Likewise.
101 * rx-decode.c: Regenerate.
102
e1dad58d
AM
1032012-05-17 Alan Modra <amodra@gmail.com>
104
105 * ppc_dis.c: Don't include elf/ppc.h.
106
101af531
NC
1072012-05-16 Meador Inge <meadori@codesourcery.com>
108
109 * arm-dis.c (arm_opcodes): Don't disassemble STMFD/LDMIA sp!, {reg}
110 to PUSH/POP {reg}.
111
6927f982
NC
1122012-05-15 James Murray <jsm@jsm-net.demon.co.uk>
113 Stephane Carrez <stcarrez@nerim.fr>
114
115 * configure.in: Add S12X and XGATE co-processor support to m68hc11
116 target.
117 * disassemble.c: Likewise.
118 * configure: Regenerate.
119 * m68hc11-dis.c: Make objdump output more consistent, use hex
120 instead of decimal and use 0x prefix for hex.
121 * m68hc11-opc.c: Add S12X and XGATE opcodes.
122
b9c361e0
JL
1232012-05-14 James Lemke <jwlemke@codesourcery.com>
124
125 * ppc-dis.c (get_powerpc_dialect): Use is_ppc_vle.
126 (PPC_OPCD_SEGS, VLE_OPCD_SEGS): New defines.
127 (vle_opcd_indices): New array.
128 (lookup_vle): New function.
129 (disassemble_init_powerpc): Revise for second (VLE) opcode table.
130 (print_insn_powerpc): Likewise.
131 * ppc-opc.c: Likewise.
132
1332012-05-14 Catherine Moore <clm@codesourcery.com>
134 Maciej W. Rozycki <macro@codesourcery.com>
135 Rhonda Wittels <rhonda@codesourcery.com>
136 Nathan Froyd <froydnj@codesourcery.com>
137
138 * ppc-opc.c (insert_arx, extract_arx): New functions.
139 (insert_ary, extract_ary): New functions.
140 (insert_li20, extract_li20): New functions.
141 (insert_rx, extract_rx): New functions.
142 (insert_ry, extract_ry): New functions.
143 (insert_sci8, extract_sci8): New functions.
144 (insert_sci8n, extract_sci8n): New functions.
145 (insert_sd4h, extract_sd4h): New functions.
146 (insert_sd4w, extract_sd4w): New functions.
147 (insert_vlesi, extract_vlesi): New functions.
148 (insert_vlensi, extract_vlensi): New functions.
149 (insert_vleui, extract_vleui): New functions.
150 (insert_vleil, extract_vleil): New functions.
151 (BI_MASK, BB_MASK, BT): Use PPC_OPERAND_CR_BIT.
152 (BI16, BI32, BO32, B8): New.
153 (B15, B24, CRD32, CRS): New.
154 (CRD, OBF, BFA, CR, CRFS): Use PPC_OPERAND_CR_REG.
155 (DB, IMM20, RD, Rx, ARX, RY, RZ): New.
156 (ARY, SCLSCI8, SCLSCI8N, SE_SD, SE_SDH): New.
157 (SH6_MASK): Use PPC_OPSHIFT_INV.
158 (SI8, UI5, OIMM5, UI7, BO16): New.
159 (VLESIMM, VLENSIMM, VLEUIMM, VLEUIMML): New.
160 (XT6, XA6, XB6, XB6S, XC6): Use PPC_OPSHIFT_INV.
161 (ALLOW8_SPRG): New.
162 (insert_sprg, extract_sprg): Check ALLOW8_SPRG.
163 (OPVUP, OPVUP_MASK OPVUP): New
164 (BD8, BD8_MASK, BD8IO, BD8IO_MASK): New.
165 (EBD8IO, EBD8IO1_MASK, EBD8IO2_MASK, EBD8IO3_MASK): New.
166 (BD15, BD15_MASK, EBD15, EBD15_MASK, EBD15BI, EBD15BI_MASK): New.
167 (BD24,BD24_MASK, C_LK, C_LK_MASK, C, C_MASK): New.
168 (IA16, IA16_MASK, I16A, I16A_MASK, I16L, I16L_MASK): New.
169 (IM7, IM7_MASK, LI20, LI20_MASK, SCI8, SCI8_MASK): New.
170 (SCI8BF, SCI8BF_MASK, SD4, SD4_MASK): New.
171 (SE_IM5, SE_IM5_MASK): New.
172 (SE_R, SE_R_MASK, SE_RR, SE_RR_MASK): New.
173 (EX, EX_MASK, BO16F, BO16T, BO32F, BO32T): New.
174 (BO32DNZ, BO32DZ): New.
175 (NO371, PPCSPE, PPCISEL, PPCEFS, MULHW): Include PPC_OPCODE_VLE.
176 (PPCVLE): New.
177 (powerpc_opcodes): Add new VLE instructions. Update existing
178 instruction to include PPCVLE if supported.
179 * ppc-dis.c (ppc_opts): Add vle entry.
180 (get_powerpc_dialect): New function.
181 (powerpc_init_dialect): VLE support.
182 (print_insn_big_powerpc): Call get_powerpc_dialect.
183 (print_insn_little_powerpc): Likewise.
184 (operand_value_powerpc): Handle negative shift counts.
185 (print_insn_powerpc): Handle 2-byte instruction lengths.
186
208a4923
NC
1872012-05-11 Daniel Richard G. <skunk@iskunk.org>
188
189 PR binutils/14028
190 * configure.in: Invoke ACX_HEADER_STRING.
191 * configure: Regenerate.
192 * config.in: Regenerate.
193 * sysdep.h: If STRINGS_WITH_STRING is defined then include both
194 string.h and strings.h.
195
6750a3a7
NC
1962012-05-11 Nick Clifton <nickc@redhat.com>
197
198 PR binutils/14006
199 * arm-dis.c (print_insn): Fix detection of instruction mode in
200 files containing multiple executable sections.
201
f6c1a2d5
NC
2022012-05-03 Sean Keys <skeys@ipdatasys.com>
203
204 * Makefile.in, configure: regenerate
205 * disassemble.c (disassembler): Recognize ARCH_XGATE.
206 * xgate-dis.c (read_memory, print_insn, print_insn_xgate):
207 New functions.
208 * configure.in: Recognize xgate.
209 * xgate-dis.c, xgate-opc.c: New files for support of xgate
210 * Makefile.am (CFILES, ALL_MACHINES): New files for disassembly
211 and opcode generation for xgate.
212
78e98aab
DD
2132012-04-30 DJ Delorie <dj@redhat.com>
214
215 * rx-decode.opc (MOV): Do not sign-extend immediates which are
216 already the maximum bit size.
217 * rx-decode.c: Regenerate.
218
ec668d69
DM
2192012-04-27 David S. Miller <davem@davemloft.net>
220
2e52845b
DM
221 * sparc-dis.c (v9a_asr_reg_names): Add 'cfr'.
222 * sparc-opc.c (sparc_opcodes): Add rd/wr cases for %cfr.
223
58004e23
DM
224 * sparc-opc.c (sparc_opcodes): Add 'wr X, %pause' and 'pause'.
225 * sparc-dis.c (v9a_asr_reg_names): Add 'pause'.
226
698544e1
DM
227 * sparc-opc.c (CBCOND): New define.
228 (CBCOND_XCC): Likewise.
229 (cbcond): New helper macro.
230 (sparc_opcodes): Add compare-and-branch instructions.
231
6cda1326
DM
232 * sparc-dis.c (print_insn_sparc): Handle ')'.
233 * sparc-opc.c (sparc_opcodes): Add crypto instructions.
234
ec668d69
DM
235 * sparc-opc.c (sparc_opcodes): Rework table to put HWCAP values
236 into new struct sparc_opcode 'hwcaps' field instead of 'flags'.
237
2615994e
DM
2382012-04-12 David S. Miller <davem@davemloft.net>
239
240 * sparc-dis.c (X_DISP10): Define.
241 (print_insn_sparc): Handle '='.
242
5de10af0
MF
2432012-04-01 Mike Frysinger <vapier@gentoo.org>
244
245 * bfin-dis.c (fmtconst): Replace decimal handling with a single
246 sprintf call and the '*' field width.
247
55a36193
MK
2482012-03-23 Maxim Kuvyrkov <maxim@codesourcery.com>
249
250 * mips-dis.c (mips_arch_choices): Add entry for Broadcom XLP.
251
d6688282
AM
2522012-03-16 Alan Modra <amodra@gmail.com>
253
254 * ppc-dis.c (PPC_OPC_SEGS, PPC_OP_TO_SEG): Delete.
255 (powerpc_opcd_indices): Bump array size.
256 (disassemble_init_powerpc): Set powerpc_opcd_indices entries
257 corresponding to unused opcodes to following entry.
258 (lookup_powerpc): New function, extracted and optimised from..
259 (print_insn_powerpc): ..here.
260
b240011a
AM
2612012-03-15 Alan Modra <amodra@gmail.com>
262 James Lemke <jwlemke@codesourcery.com>
263
264 * disassemble.c (disassemble_init_for_target): Handle ppc init.
265 * ppc-dis.c (private): New var.
266 (powerpc_init_dialect): Don't return calloc failure, instead use
267 private.
268 (PPC_OPCD_SEGS, PPC_OP_TO_SEG): Define.
269 (powerpc_opcd_indices): New array.
270 (disassemble_init_powerpc): New function.
271 (print_insn_big_powerpc): Don't init dialect here.
272 (print_insn_little_powerpc): Likewise.
273 (print_insn_powerpc): Start search using powerpc_opcd_indices.
274
aea77599
AM
2752012-03-10 Edmar Wienskoski <edmar@freescale.com>
276
277 * ppc-dis.c (ppc_opts): Add entries for "e5500" and "e6500".
278 * ppc-opc.c (insert_ls, TMR, ESYNC, XSYNCLE_MASK): New.
279 (PPCVEC2, PPCTMR, E6500): New short names.
280 (powerpc_opcodes): Add vabsdub, vabsduh, vabsduw, dni, mvidsplt,
281 mviwsplt, icblq., mftmr, mttmr, dcblq., miso, lvexbx, lvexhx,
282 lvexwx, stvexbx, stvexhx, stvexwx, lvepx, lvepxl, stvepx, stvepxl,
283 lvtrx, lvtrxl, lvtlx, lvtlxl, stvfrx, stvfrxl, stvflx, stvflxl,
284 lvswx, lvswxl, stvswx, stvswxl, lvsm mnemonics. Accept LS, ESYNC
285 optional operands on sync instruction for E6500 target.
286
5333187a
AK
2872012-03-08 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>
288
289 * s390-opc.txt: Set instruction type of pku to SS_L2RDRD.
290
a597d2d3
AM
2912012-02-27 Alan Modra <amodra@gmail.com>
292
293 * mt-dis.c: Regenerate.
294
3f26eb3a
AM
2952012-02-27 Alan Modra <amodra@gmail.com>
296
297 * v850-opc.c (extract_v8): Rearrange to make it obvious this
298 is the inverse of corresponding insert function.
299 (extract_d22, extract_u9, extract_r4): Likewise.
300 (extract_d9): Correct sign extension.
301 (extract_d16_15): Don't assume "long" is 32 bits, and don't
302 rely on implementation defined behaviour for shift right of
303 signed types.
304 (extract_d16_16, extract_d17_16, extract_i9): Likewise.
305 (extract_d23): Likewise, and correct mask.
306
1f42f8b3
AM
3072012-02-27 Alan Modra <amodra@gmail.com>
308
309 * crx-dis.c (print_arg): Mask constant to 32 bits.
310 * crx-opc.c (cst4_map): Use int array.
311
cdb06235
AM
3122012-02-27 Alan Modra <amodra@gmail.com>
313
314 * arc-dis.c (BITS): Don't use shifts to mask off bits.
315 (FIELDD): Sign extend with xor,sub.
316
6f7be959
WL
3172012-02-25 Walter Lee <walt@tilera.com>
318
319 * tilegx-opc.c: Handle TILEGX_OPC_LD4S_TLS and TILEGX_OPC_LD_TLS.
320 * tilepro-opc.c: Handle TILEPRO_OPC_LW_TLS and
321 TILEPRO_OPC_LW_TLS_SN.
322
82c2def5
L
3232012-02-21 H.J. Lu <hongjiu.lu@intel.com>
324
325 * i386-opc.h (HLEPrefixNone): New.
326 (HLEPrefixLock): Likewise.
327 (HLEPrefixAny): Likewise.
328 (HLEPrefixRelease): Likewise.
329
42164a71
L
3302012-02-08 H.J. Lu <hongjiu.lu@intel.com>
331
332 * i386-dis.c (HLE_Fixup1): New.
333 (HLE_Fixup2): Likewise.
334 (HLE_Fixup3): Likewise.
335 (Ebh1): Likewise.
336 (Evh1): Likewise.
337 (Ebh2): Likewise.
338 (Evh2): Likewise.
339 (Ebh3): Likewise.
340 (Evh3): Likewise.
341 (MOD_C6_REG_7): Likewise.
342 (MOD_C7_REG_7): Likewise.
343 (RM_C6_REG_7): Likewise.
344 (RM_C7_REG_7): Likewise.
345 (XACQUIRE_PREFIX): Likewise.
346 (XRELEASE_PREFIX): Likewise.
347 (dis386): Use Ebh1/Evh1 on add, adc, and, btc, btr, bts,
348 cmpxchg, dec, inc, neg, not, or, sbb, sub, xor and xadd. Use
349 Ebh2/Evh2 on xchg. Use Ebh3/Evh3 on mov.
350 (reg_table): Use Ebh1/Evh1 on add, adc, and, dec, inc, neg,
351 not, or, sbb, sub and xor. Use Ebh3/Evh3 on mov. Use
352 MOD_C6_REG_7 and MOD_C7_REG_7.
353 (mod_table): Add MOD_C6_REG_7 and MOD_C7_REG_7.
354 (rm_table): Add RM_C6_REG_7 and RM_C7_REG_7. Add xend and
355 xtest.
356 (prefix_name): Handle XACQUIRE_PREFIX and XRELEASE_PREFIX.
357 (CMPXCHG8B_Fixup): Handle HLE prefix on cmpxchg8b.
358
359 * i386-gen.c (cpu_flag_init): Add CPU_HLE_FLAGS and
360 CPU_RTM_FLAGS.
361 (cpu_flags): Add CpuHLE and CpuRTM.
362 (opcode_modifiers): Add HLEPrefixOk.
363
364 * i386-opc.h (CpuHLE): New.
365 (CpuRTM): Likewise.
366 (HLEPrefixOk): Likewise.
367 (i386_cpu_flags): Add cpuhle and cpurtm.
368 (i386_opcode_modifier): Add hleprefixok.
369
370 * i386-opc.tbl: Add HLEPrefixOk=3 to mov. Add HLEPrefixOk to
371 add, adc, and, btc, btr, bts, cmpxchg, dec, inc, neg, not, or,
372 sbb, sub, xor and xadd. Add HLEPrefixOk=2 to xchg with memory
373 operand. Add xacquire, xrelease, xabort, xbegin, xend and
374 xtest.
375 * i386-init.h: Regenerated.
376 * i386-tbl.h: Likewise.
377
21abe33a
DD
3782012-01-24 DJ Delorie <dj@redhat.com>
379
380 * rl78-decode.opc (rl78_decode_opcode): Add NOT1.
381 * rl78-decode.c: Regenerate.
382
e20cc039
AM
3832012-01-17 James Murray <jsm@jsm-net.demon.co.uk>
384
385 PR binutils/10173
386 * cr16-dis.c (print_arg): Test symtab_size not num_symbols.
387
e143d25c
AS
3882012-01-17 Andreas Schwab <schwab@linux-m68k.org>
389
390 * m68k-opc.c (m68k_opcodes): Fix entries for pmove with BADx/BACx
391 register and move them after pmove with PSR/PCSR register.
392
8729a6f6
L
3932012-01-13 H.J. Lu <hongjiu.lu@intel.com>
394
395 * i386-dis.c (mod_table): Add vmfunc.
396
397 * i386-gen.c (cpu_flag_init): Add CPU_VMFUNC_FLAGS.
398 (cpu_flags): CpuVMFUNC.
399
400 * i386-opc.h (CpuVMFUNC): New.
401 (i386_cpu_flags): Add cpuvmfunc.
402
403 * i386-opc.tbl: Add vmfunc.
404 * i386-init.h: Regenerated.
405 * i386-tbl.h: Likewise.
5011093d 406
23e1d329 407For older changes see ChangeLog-2011
252b5132
RH
408\f
409Local Variables:
2f6d2f85
NC
410mode: change-log
411left-margin: 8
412fill-column: 74
252b5132
RH
413version-control: never
414End: