]>
Commit | Line | Data |
---|---|---|
b9249c46 MF |
1 | /* RISC-V simulator. |
2 | ||
3 | Copyright (C) 2005-2021 Free Software Foundation, Inc. | |
4 | Contributed by Mike Frysinger. | |
5 | ||
6 | This file is part of simulators. | |
7 | ||
8 | This program is free software; you can redistribute it and/or modify | |
9 | it under the terms of the GNU General Public License as published by | |
10 | the Free Software Foundation; either version 3 of the License, or | |
11 | (at your option) any later version. | |
12 | ||
13 | This program is distributed in the hope that it will be useful, | |
14 | but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | GNU General Public License for more details. | |
17 | ||
18 | You should have received a copy of the GNU General Public License | |
19 | along with this program. If not, see <http://www.gnu.org/licenses/>. */ | |
20 | ||
6df01ab8 MF |
21 | /* This must come before any other includes. */ |
22 | #include "defs.h" | |
b9249c46 MF |
23 | |
24 | #include "sim-main.h" | |
25 | #include "sim-options.h" | |
26 | \f | |
27 | void | |
28 | sim_engine_run (SIM_DESC sd, | |
29 | int next_cpu_nr, /* ignore */ | |
30 | int nr_cpus, /* ignore */ | |
31 | int siggnal) /* ignore */ | |
32 | { | |
33 | SIM_CPU *cpu; | |
34 | ||
35 | SIM_ASSERT (STATE_MAGIC (sd) == SIM_MAGIC_NUMBER); | |
36 | ||
37 | cpu = STATE_CPU (sd, 0); | |
38 | ||
39 | while (1) | |
40 | { | |
41 | step_once (cpu); | |
42 | if (sim_events_tick (sd)) | |
43 | sim_events_process (sd); | |
44 | } | |
45 | } | |
46 | \f | |
47 | static void | |
48 | free_state (SIM_DESC sd) | |
49 | { | |
50 | if (STATE_MODULES (sd) != NULL) | |
51 | sim_module_uninstall (sd); | |
52 | sim_cpu_free_all (sd); | |
53 | sim_state_free (sd); | |
54 | } | |
55 | ||
1c636da0 MF |
56 | extern const SIM_MACH * const riscv_sim_machs[]; |
57 | ||
b9249c46 MF |
58 | SIM_DESC |
59 | sim_open (SIM_OPEN_KIND kind, host_callback *callback, | |
60 | struct bfd *abfd, char * const *argv) | |
61 | { | |
62 | char c; | |
63 | int i; | |
10c23a2c MF |
64 | SIM_DESC sd = sim_state_alloc_extra (kind, callback, |
65 | sizeof (struct riscv_sim_state)); | |
b9249c46 | 66 | |
f9a4d543 | 67 | /* Set default options before parsing user options. */ |
1c636da0 | 68 | STATE_MACHS (sd) = riscv_sim_machs; |
f9a4d543 MF |
69 | current_target_byte_order = BFD_ENDIAN_LITTLE; |
70 | ||
b9249c46 | 71 | /* The cpu data is kept in a separately allocated chunk of memory. */ |
d5a71b11 | 72 | if (sim_cpu_alloc_all (sd, 1) != SIM_RC_OK) |
b9249c46 MF |
73 | { |
74 | free_state (sd); | |
75 | return 0; | |
76 | } | |
77 | ||
78 | if (sim_pre_argv_init (sd, argv[0]) != SIM_RC_OK) | |
79 | { | |
80 | free_state (sd); | |
81 | return 0; | |
82 | } | |
83 | ||
84 | /* XXX: Default to the Virtual environment. */ | |
85 | if (STATE_ENVIRONMENT (sd) == ALL_ENVIRONMENT) | |
86 | STATE_ENVIRONMENT (sd) = VIRTUAL_ENVIRONMENT; | |
87 | ||
88 | /* The parser will print an error message for us, so we silently return. */ | |
89 | if (sim_parse_args (sd, argv) != SIM_RC_OK) | |
90 | { | |
91 | free_state (sd); | |
92 | return 0; | |
93 | } | |
94 | ||
95 | /* Check for/establish the a reference program image. */ | |
96 | if (sim_analyze_program (sd, | |
97 | (STATE_PROG_ARGV (sd) != NULL | |
98 | ? *STATE_PROG_ARGV (sd) | |
99 | : NULL), abfd) != SIM_RC_OK) | |
100 | { | |
101 | free_state (sd); | |
102 | return 0; | |
103 | } | |
104 | ||
105 | /* Establish any remaining configuration options. */ | |
106 | if (sim_config (sd) != SIM_RC_OK) | |
107 | { | |
108 | free_state (sd); | |
109 | return 0; | |
110 | } | |
111 | ||
112 | if (sim_post_argv_init (sd) != SIM_RC_OK) | |
113 | { | |
114 | free_state (sd); | |
115 | return 0; | |
116 | } | |
117 | ||
118 | /* CPU specific initialization. */ | |
119 | for (i = 0; i < MAX_NR_PROCESSORS; ++i) | |
120 | { | |
121 | SIM_CPU *cpu = STATE_CPU (sd, i); | |
122 | ||
123 | initialize_cpu (sd, cpu, i); | |
124 | } | |
125 | ||
126 | /* Allocate external memory if none specified by user. | |
127 | Use address 4 here in case the user wanted address 0 unmapped. */ | |
128 | if (sim_core_read_buffer (sd, NULL, read_map, &c, 4, 1) == 0) | |
129 | sim_do_commandf (sd, "memory-size %#x", DEFAULT_MEM_SIZE); | |
130 | ||
131 | return sd; | |
132 | } | |
133 | \f | |
134 | SIM_RC | |
135 | sim_create_inferior (SIM_DESC sd, struct bfd *abfd, | |
136 | char * const *argv, char * const *env) | |
137 | { | |
138 | SIM_CPU *cpu = STATE_CPU (sd, 0); | |
139 | SIM_ADDR addr; | |
140 | ||
141 | /* Set the PC. */ | |
142 | if (abfd != NULL) | |
143 | addr = bfd_get_start_address (abfd); | |
144 | else | |
145 | addr = 0; | |
146 | sim_pc_set (cpu, addr); | |
147 | ||
148 | /* Standalone mode (i.e. `run`) will take care of the argv for us in | |
149 | sim_open() -> sim_parse_args(). But in debug mode (i.e. 'target sim' | |
150 | with `gdb`), we need to handle it because the user can change the | |
151 | argv on the fly via gdb's 'run'. */ | |
152 | if (STATE_PROG_ARGV (sd) != argv) | |
153 | { | |
154 | freeargv (STATE_PROG_ARGV (sd)); | |
155 | STATE_PROG_ARGV (sd) = dupargv (argv); | |
156 | } | |
157 | ||
158 | initialize_env (sd, (void *)argv, (void *)env); | |
159 | ||
160 | return SIM_RC_OK; | |
161 | } |