]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blob - gdb/s390-tdep.c
Automatic date update in version.in
[thirdparty/binutils-gdb.git] / gdb / s390-tdep.c
1 /* Target-dependent code for s390.
2
3 Copyright (C) 2001-2020 Free Software Foundation, Inc.
4
5 This file is part of GDB.
6
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 3 of the License, or
10 (at your option) any later version.
11
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program. If not, see <http://www.gnu.org/licenses/>. */
19
20 #include "defs.h"
21
22 #include "arch-utils.h"
23 #include "ax-gdb.h"
24 #include "dwarf2/frame.h"
25 #include "elf/s390.h"
26 #include "elf-bfd.h"
27 #include "frame-base.h"
28 #include "frame-unwind.h"
29 #include "gdbarch.h"
30 #include "gdbcore.h"
31 #include "infrun.h"
32 #include "linux-tdep.h"
33 #include "objfiles.h"
34 #include "osabi.h"
35 #include "record-full.h"
36 #include "regcache.h"
37 #include "reggroups.h"
38 #include "s390-tdep.h"
39 #include "target-descriptions.h"
40 #include "trad-frame.h"
41 #include "value.h"
42
43 #include "features/s390-linux32.c"
44 #include "features/s390x-linux64.c"
45
46 /* Holds the current set of options to be passed to the disassembler. */
47 static char *s390_disassembler_options;
48
49 /* Breakpoints. */
50
51 constexpr gdb_byte s390_break_insn[] = { 0x0, 0x1 };
52
53 typedef BP_MANIPULATION (s390_break_insn) s390_breakpoint;
54
55 /* Types. */
56
57 /* Implement the gdbarch type alignment method. */
58
59 static ULONGEST
60 s390_type_align (gdbarch *gdbarch, struct type *t)
61 {
62 t = check_typedef (t);
63
64 if (TYPE_LENGTH (t) > 8)
65 {
66 switch (t->code ())
67 {
68 case TYPE_CODE_INT:
69 case TYPE_CODE_RANGE:
70 case TYPE_CODE_FLT:
71 case TYPE_CODE_ENUM:
72 case TYPE_CODE_CHAR:
73 case TYPE_CODE_BOOL:
74 case TYPE_CODE_DECFLOAT:
75 return 8;
76
77 case TYPE_CODE_ARRAY:
78 if (TYPE_VECTOR (t))
79 return 8;
80 break;
81 }
82 }
83 return 0;
84 }
85
86 /* Decoding S/390 instructions. */
87
88 /* Read a single instruction from address AT. */
89
90 static int
91 s390_readinstruction (bfd_byte instr[], CORE_ADDR at)
92 {
93 static int s390_instrlen[] = { 2, 4, 4, 6 };
94 int instrlen;
95
96 if (target_read_memory (at, &instr[0], 2))
97 return -1;
98 instrlen = s390_instrlen[instr[0] >> 6];
99 if (instrlen > 2)
100 {
101 if (target_read_memory (at + 2, &instr[2], instrlen - 2))
102 return -1;
103 }
104 return instrlen;
105 }
106
107 /* The functions below are for recognizing and decoding S/390
108 instructions of various formats. Each of them checks whether INSN
109 is an instruction of the given format, with the specified opcodes.
110 If it is, it sets the remaining arguments to the values of the
111 instruction's fields, and returns a non-zero value; otherwise, it
112 returns zero.
113
114 These functions' arguments appear in the order they appear in the
115 instruction, not in the machine-language form. So, opcodes always
116 come first, even though they're sometimes scattered around the
117 instructions. And displacements appear before base and extension
118 registers, as they do in the assembly syntax, not at the end, as
119 they do in the machine language.
120
121 Test for RI instruction format. */
122
123 static int
124 is_ri (bfd_byte *insn, int op1, int op2, unsigned int *r1, int *i2)
125 {
126 if (insn[0] == op1 && (insn[1] & 0xf) == op2)
127 {
128 *r1 = (insn[1] >> 4) & 0xf;
129 /* i2 is a 16-bit signed quantity. */
130 *i2 = (((insn[2] << 8) | insn[3]) ^ 0x8000) - 0x8000;
131 return 1;
132 }
133 else
134 return 0;
135 }
136
137 /* Test for RIL instruction format. See comment on is_ri for details. */
138
139 static int
140 is_ril (bfd_byte *insn, int op1, int op2,
141 unsigned int *r1, int *i2)
142 {
143 if (insn[0] == op1 && (insn[1] & 0xf) == op2)
144 {
145 *r1 = (insn[1] >> 4) & 0xf;
146 /* i2 is a signed quantity. If the host 'int' is 32 bits long,
147 no sign extension is necessary, but we don't want to assume
148 that. */
149 *i2 = (((insn[2] << 24)
150 | (insn[3] << 16)
151 | (insn[4] << 8)
152 | (insn[5])) ^ 0x80000000) - 0x80000000;
153 return 1;
154 }
155 else
156 return 0;
157 }
158
159 /* Test for RR instruction format. See comment on is_ri for details. */
160
161 static int
162 is_rr (bfd_byte *insn, int op, unsigned int *r1, unsigned int *r2)
163 {
164 if (insn[0] == op)
165 {
166 *r1 = (insn[1] >> 4) & 0xf;
167 *r2 = insn[1] & 0xf;
168 return 1;
169 }
170 else
171 return 0;
172 }
173
174 /* Test for RRE instruction format. See comment on is_ri for details. */
175
176 static int
177 is_rre (bfd_byte *insn, int op, unsigned int *r1, unsigned int *r2)
178 {
179 if (((insn[0] << 8) | insn[1]) == op)
180 {
181 /* Yes, insn[3]. insn[2] is unused in RRE format. */
182 *r1 = (insn[3] >> 4) & 0xf;
183 *r2 = insn[3] & 0xf;
184 return 1;
185 }
186 else
187 return 0;
188 }
189
190 /* Test for RS instruction format. See comment on is_ri for details. */
191
192 static int
193 is_rs (bfd_byte *insn, int op,
194 unsigned int *r1, unsigned int *r3, int *d2, unsigned int *b2)
195 {
196 if (insn[0] == op)
197 {
198 *r1 = (insn[1] >> 4) & 0xf;
199 *r3 = insn[1] & 0xf;
200 *b2 = (insn[2] >> 4) & 0xf;
201 *d2 = ((insn[2] & 0xf) << 8) | insn[3];
202 return 1;
203 }
204 else
205 return 0;
206 }
207
208 /* Test for RSY instruction format. See comment on is_ri for details. */
209
210 static int
211 is_rsy (bfd_byte *insn, int op1, int op2,
212 unsigned int *r1, unsigned int *r3, int *d2, unsigned int *b2)
213 {
214 if (insn[0] == op1
215 && insn[5] == op2)
216 {
217 *r1 = (insn[1] >> 4) & 0xf;
218 *r3 = insn[1] & 0xf;
219 *b2 = (insn[2] >> 4) & 0xf;
220 /* The 'long displacement' is a 20-bit signed integer. */
221 *d2 = ((((insn[2] & 0xf) << 8) | insn[3] | (insn[4] << 12))
222 ^ 0x80000) - 0x80000;
223 return 1;
224 }
225 else
226 return 0;
227 }
228
229 /* Test for RX instruction format. See comment on is_ri for details. */
230
231 static int
232 is_rx (bfd_byte *insn, int op,
233 unsigned int *r1, int *d2, unsigned int *x2, unsigned int *b2)
234 {
235 if (insn[0] == op)
236 {
237 *r1 = (insn[1] >> 4) & 0xf;
238 *x2 = insn[1] & 0xf;
239 *b2 = (insn[2] >> 4) & 0xf;
240 *d2 = ((insn[2] & 0xf) << 8) | insn[3];
241 return 1;
242 }
243 else
244 return 0;
245 }
246
247 /* Test for RXY instruction format. See comment on is_ri for details. */
248
249 static int
250 is_rxy (bfd_byte *insn, int op1, int op2,
251 unsigned int *r1, int *d2, unsigned int *x2, unsigned int *b2)
252 {
253 if (insn[0] == op1
254 && insn[5] == op2)
255 {
256 *r1 = (insn[1] >> 4) & 0xf;
257 *x2 = insn[1] & 0xf;
258 *b2 = (insn[2] >> 4) & 0xf;
259 /* The 'long displacement' is a 20-bit signed integer. */
260 *d2 = ((((insn[2] & 0xf) << 8) | insn[3] | (insn[4] << 12))
261 ^ 0x80000) - 0x80000;
262 return 1;
263 }
264 else
265 return 0;
266 }
267
268 /* A helper for s390_software_single_step, decides if an instruction
269 is a partial-execution instruction that needs to be executed until
270 completion when in record mode. If it is, returns 1 and writes
271 instruction length to a pointer. */
272
273 static int
274 s390_is_partial_instruction (struct gdbarch *gdbarch, CORE_ADDR loc, int *len)
275 {
276 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
277 uint16_t insn;
278
279 insn = read_memory_integer (loc, 2, byte_order);
280
281 switch (insn >> 8)
282 {
283 case 0xa8: /* MVCLE */
284 *len = 4;
285 return 1;
286
287 case 0xeb:
288 {
289 insn = read_memory_integer (loc + 4, 2, byte_order);
290 if ((insn & 0xff) == 0x8e)
291 {
292 /* MVCLU */
293 *len = 6;
294 return 1;
295 }
296 }
297 break;
298 }
299
300 switch (insn)
301 {
302 case 0xb255: /* MVST */
303 case 0xb263: /* CMPSC */
304 case 0xb2a5: /* TRE */
305 case 0xb2a6: /* CU21 */
306 case 0xb2a7: /* CU12 */
307 case 0xb9b0: /* CU14 */
308 case 0xb9b1: /* CU24 */
309 case 0xb9b2: /* CU41 */
310 case 0xb9b3: /* CU42 */
311 case 0xb92a: /* KMF */
312 case 0xb92b: /* KMO */
313 case 0xb92f: /* KMC */
314 case 0xb92d: /* KMCTR */
315 case 0xb92e: /* KM */
316 case 0xb93c: /* PPNO */
317 case 0xb990: /* TRTT */
318 case 0xb991: /* TRTO */
319 case 0xb992: /* TROT */
320 case 0xb993: /* TROO */
321 *len = 4;
322 return 1;
323 }
324
325 return 0;
326 }
327
328 /* Implement the "software_single_step" gdbarch method, needed to single step
329 through instructions like MVCLE in record mode, to make sure they are
330 executed to completion. Without that, record will save the full length
331 of destination buffer on every iteration, even though the CPU will only
332 process about 4kiB of it each time, leading to O(n**2) memory and time
333 complexity. */
334
335 static std::vector<CORE_ADDR>
336 s390_software_single_step (struct regcache *regcache)
337 {
338 struct gdbarch *gdbarch = regcache->arch ();
339 CORE_ADDR loc = regcache_read_pc (regcache);
340 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
341 int len;
342 uint16_t insn;
343
344 /* Special handling only if recording. */
345 if (!record_full_is_used ())
346 return {};
347
348 /* First, match a partial instruction. */
349 if (!s390_is_partial_instruction (gdbarch, loc, &len))
350 return {};
351
352 loc += len;
353
354 /* Second, look for a branch back to it. */
355 insn = read_memory_integer (loc, 2, byte_order);
356 if (insn != 0xa714) /* BRC with mask 1 */
357 return {};
358
359 insn = read_memory_integer (loc + 2, 2, byte_order);
360 if (insn != (uint16_t) -(len / 2))
361 return {};
362
363 loc += 4;
364
365 /* Found it, step past the whole thing. */
366 return {loc};
367 }
368
369 /* Displaced stepping. */
370
371 /* Return true if INSN is a non-branch RIL-b or RIL-c format
372 instruction. */
373
374 static int
375 is_non_branch_ril (gdb_byte *insn)
376 {
377 gdb_byte op1 = insn[0];
378
379 if (op1 == 0xc4)
380 {
381 gdb_byte op2 = insn[1] & 0x0f;
382
383 switch (op2)
384 {
385 case 0x02: /* llhrl */
386 case 0x04: /* lghrl */
387 case 0x05: /* lhrl */
388 case 0x06: /* llghrl */
389 case 0x07: /* sthrl */
390 case 0x08: /* lgrl */
391 case 0x0b: /* stgrl */
392 case 0x0c: /* lgfrl */
393 case 0x0d: /* lrl */
394 case 0x0e: /* llgfrl */
395 case 0x0f: /* strl */
396 return 1;
397 }
398 }
399 else if (op1 == 0xc6)
400 {
401 gdb_byte op2 = insn[1] & 0x0f;
402
403 switch (op2)
404 {
405 case 0x00: /* exrl */
406 case 0x02: /* pfdrl */
407 case 0x04: /* cghrl */
408 case 0x05: /* chrl */
409 case 0x06: /* clghrl */
410 case 0x07: /* clhrl */
411 case 0x08: /* cgrl */
412 case 0x0a: /* clgrl */
413 case 0x0c: /* cgfrl */
414 case 0x0d: /* crl */
415 case 0x0e: /* clgfrl */
416 case 0x0f: /* clrl */
417 return 1;
418 }
419 }
420
421 return 0;
422 }
423
424 typedef buf_displaced_step_closure s390_displaced_step_closure;
425
426 /* Implementation of gdbarch_displaced_step_copy_insn. */
427
428 static displaced_step_closure_up
429 s390_displaced_step_copy_insn (struct gdbarch *gdbarch,
430 CORE_ADDR from, CORE_ADDR to,
431 struct regcache *regs)
432 {
433 size_t len = gdbarch_max_insn_length (gdbarch);
434 std::unique_ptr<s390_displaced_step_closure> closure
435 (new s390_displaced_step_closure (len));
436 gdb_byte *buf = closure->buf.data ();
437
438 read_memory (from, buf, len);
439
440 /* Adjust the displacement field of PC-relative RIL instructions,
441 except branches. The latter are handled in the fixup hook. */
442 if (is_non_branch_ril (buf))
443 {
444 LONGEST offset;
445
446 offset = extract_signed_integer (buf + 2, 4, BFD_ENDIAN_BIG);
447 offset = (from - to + offset * 2) / 2;
448
449 /* If the instruction is too far from the jump pad, punt. This
450 will usually happen with instructions in shared libraries.
451 We could probably support these by rewriting them to be
452 absolute or fully emulating them. */
453 if (offset < INT32_MIN || offset > INT32_MAX)
454 {
455 /* Let the core fall back to stepping over the breakpoint
456 in-line. */
457 if (debug_displaced)
458 {
459 fprintf_unfiltered (gdb_stdlog,
460 "displaced: can't displaced step "
461 "RIL instruction: offset %s out of range\n",
462 plongest (offset));
463 }
464
465 return NULL;
466 }
467
468 store_signed_integer (buf + 2, 4, BFD_ENDIAN_BIG, offset);
469 }
470
471 write_memory (to, buf, len);
472
473 if (debug_displaced)
474 {
475 fprintf_unfiltered (gdb_stdlog, "displaced: copy %s->%s: ",
476 paddress (gdbarch, from), paddress (gdbarch, to));
477 displaced_step_dump_bytes (gdb_stdlog, buf, len);
478 }
479
480 /* This is a work around for a problem with g++ 4.8. */
481 return displaced_step_closure_up (closure.release ());
482 }
483
484 /* Fix up the state of registers and memory after having single-stepped
485 a displaced instruction. */
486
487 static void
488 s390_displaced_step_fixup (struct gdbarch *gdbarch,
489 struct displaced_step_closure *closure_,
490 CORE_ADDR from, CORE_ADDR to,
491 struct regcache *regs)
492 {
493 /* Our closure is a copy of the instruction. */
494 s390_displaced_step_closure *closure
495 = (s390_displaced_step_closure *) closure_;
496 gdb_byte *insn = closure->buf.data ();
497 static int s390_instrlen[] = { 2, 4, 4, 6 };
498 int insnlen = s390_instrlen[insn[0] >> 6];
499
500 /* Fields for various kinds of instructions. */
501 unsigned int b2, r1, r2, x2, r3;
502 int i2, d2;
503
504 /* Get current PC and addressing mode bit. */
505 CORE_ADDR pc = regcache_read_pc (regs);
506 ULONGEST amode = 0;
507
508 if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
509 {
510 regcache_cooked_read_unsigned (regs, S390_PSWA_REGNUM, &amode);
511 amode &= 0x80000000;
512 }
513
514 if (debug_displaced)
515 fprintf_unfiltered (gdb_stdlog,
516 "displaced: (s390) fixup (%s, %s) pc %s len %d amode 0x%x\n",
517 paddress (gdbarch, from), paddress (gdbarch, to),
518 paddress (gdbarch, pc), insnlen, (int) amode);
519
520 /* Handle absolute branch and save instructions. */
521 int op_basr_p = is_rr (insn, op_basr, &r1, &r2);
522 if (op_basr_p
523 || is_rx (insn, op_bas, &r1, &d2, &x2, &b2))
524 {
525 /* Recompute saved return address in R1. */
526 regcache_cooked_write_unsigned (regs, S390_R0_REGNUM + r1,
527 amode | (from + insnlen));
528 /* Update PC iff the instruction doesn't actually branch. */
529 if (op_basr_p && r2 == 0)
530 regcache_write_pc (regs, from + insnlen);
531 }
532
533 /* Handle absolute branch instructions. */
534 else if (is_rr (insn, op_bcr, &r1, &r2)
535 || is_rx (insn, op_bc, &r1, &d2, &x2, &b2)
536 || is_rr (insn, op_bctr, &r1, &r2)
537 || is_rre (insn, op_bctgr, &r1, &r2)
538 || is_rx (insn, op_bct, &r1, &d2, &x2, &b2)
539 || is_rxy (insn, op1_bctg, op2_brctg, &r1, &d2, &x2, &b2)
540 || is_rs (insn, op_bxh, &r1, &r3, &d2, &b2)
541 || is_rsy (insn, op1_bxhg, op2_bxhg, &r1, &r3, &d2, &b2)
542 || is_rs (insn, op_bxle, &r1, &r3, &d2, &b2)
543 || is_rsy (insn, op1_bxleg, op2_bxleg, &r1, &r3, &d2, &b2))
544 {
545 /* Update PC iff branch was *not* taken. */
546 if (pc == to + insnlen)
547 regcache_write_pc (regs, from + insnlen);
548 }
549
550 /* Handle PC-relative branch and save instructions. */
551 else if (is_ri (insn, op1_bras, op2_bras, &r1, &i2)
552 || is_ril (insn, op1_brasl, op2_brasl, &r1, &i2))
553 {
554 /* Update PC. */
555 regcache_write_pc (regs, pc - to + from);
556 /* Recompute saved return address in R1. */
557 regcache_cooked_write_unsigned (regs, S390_R0_REGNUM + r1,
558 amode | (from + insnlen));
559 }
560
561 /* Handle LOAD ADDRESS RELATIVE LONG. */
562 else if (is_ril (insn, op1_larl, op2_larl, &r1, &i2))
563 {
564 /* Update PC. */
565 regcache_write_pc (regs, from + insnlen);
566 /* Recompute output address in R1. */
567 regcache_cooked_write_unsigned (regs, S390_R0_REGNUM + r1,
568 amode | (from + i2 * 2));
569 }
570
571 /* If we executed a breakpoint instruction, point PC right back at it. */
572 else if (insn[0] == 0x0 && insn[1] == 0x1)
573 regcache_write_pc (regs, from);
574
575 /* For any other insn, adjust PC by negated displacement. PC then
576 points right after the original instruction, except for PC-relative
577 branches, where it points to the adjusted branch target. */
578 else
579 regcache_write_pc (regs, pc - to + from);
580
581 if (debug_displaced)
582 fprintf_unfiltered (gdb_stdlog,
583 "displaced: (s390) pc is now %s\n",
584 paddress (gdbarch, regcache_read_pc (regs)));
585 }
586
587 /* Implement displaced_step_hw_singlestep gdbarch method. */
588
589 static int
590 s390_displaced_step_hw_singlestep (struct gdbarch *gdbarch,
591 struct displaced_step_closure *closure)
592 {
593 return 1;
594 }
595
596 /* Prologue analysis. */
597
598 struct s390_prologue_data {
599
600 /* The stack. */
601 struct pv_area *stack;
602
603 /* The size and byte-order of a GPR or FPR. */
604 int gpr_size;
605 int fpr_size;
606 enum bfd_endian byte_order;
607
608 /* The general-purpose registers. */
609 pv_t gpr[S390_NUM_GPRS];
610
611 /* The floating-point registers. */
612 pv_t fpr[S390_NUM_FPRS];
613
614 /* The offset relative to the CFA where the incoming GPR N was saved
615 by the function prologue. 0 if not saved or unknown. */
616 int gpr_slot[S390_NUM_GPRS];
617
618 /* Likewise for FPRs. */
619 int fpr_slot[S390_NUM_FPRS];
620
621 /* Nonzero if the backchain was saved. This is assumed to be the
622 case when the incoming SP is saved at the current SP location. */
623 int back_chain_saved_p;
624 };
625
626 /* Return the effective address for an X-style instruction, like:
627
628 L R1, D2(X2, B2)
629
630 Here, X2 and B2 are registers, and D2 is a signed 20-bit
631 constant; the effective address is the sum of all three. If either
632 X2 or B2 are zero, then it doesn't contribute to the sum --- this
633 means that r0 can't be used as either X2 or B2. */
634
635 static pv_t
636 s390_addr (struct s390_prologue_data *data,
637 int d2, unsigned int x2, unsigned int b2)
638 {
639 pv_t result;
640
641 result = pv_constant (d2);
642 if (x2)
643 result = pv_add (result, data->gpr[x2]);
644 if (b2)
645 result = pv_add (result, data->gpr[b2]);
646
647 return result;
648 }
649
650 /* Do a SIZE-byte store of VALUE to D2(X2,B2). */
651
652 static void
653 s390_store (struct s390_prologue_data *data,
654 int d2, unsigned int x2, unsigned int b2, CORE_ADDR size,
655 pv_t value)
656 {
657 pv_t addr = s390_addr (data, d2, x2, b2);
658 pv_t offset;
659
660 /* Check whether we are storing the backchain. */
661 offset = pv_subtract (data->gpr[S390_SP_REGNUM - S390_R0_REGNUM], addr);
662
663 if (pv_is_constant (offset) && offset.k == 0)
664 if (size == data->gpr_size
665 && pv_is_register_k (value, S390_SP_REGNUM, 0))
666 {
667 data->back_chain_saved_p = 1;
668 return;
669 }
670
671 /* Check whether we are storing a register into the stack. */
672 if (!data->stack->store_would_trash (addr))
673 data->stack->store (addr, size, value);
674
675 /* Note: If this is some store we cannot identify, you might think we
676 should forget our cached values, as any of those might have been hit.
677
678 However, we make the assumption that the register save areas are only
679 ever stored to once in any given function, and we do recognize these
680 stores. Thus every store we cannot recognize does not hit our data. */
681 }
682
683 /* Do a SIZE-byte load from D2(X2,B2). */
684
685 static pv_t
686 s390_load (struct s390_prologue_data *data,
687 int d2, unsigned int x2, unsigned int b2, CORE_ADDR size)
688
689 {
690 pv_t addr = s390_addr (data, d2, x2, b2);
691
692 /* If it's a load from an in-line constant pool, then we can
693 simulate that, under the assumption that the code isn't
694 going to change between the time the processor actually
695 executed it creating the current frame, and the time when
696 we're analyzing the code to unwind past that frame. */
697 if (pv_is_constant (addr))
698 {
699 struct target_section *secp;
700 secp = target_section_by_addr (current_top_target (), addr.k);
701 if (secp != NULL
702 && (bfd_section_flags (secp->the_bfd_section) & SEC_READONLY))
703 return pv_constant (read_memory_integer (addr.k, size,
704 data->byte_order));
705 }
706
707 /* Check whether we are accessing one of our save slots. */
708 return data->stack->fetch (addr, size);
709 }
710
711 /* Function for finding saved registers in a 'struct pv_area'; we pass
712 this to pv_area::scan.
713
714 If VALUE is a saved register, ADDR says it was saved at a constant
715 offset from the frame base, and SIZE indicates that the whole
716 register was saved, record its offset in the reg_offset table in
717 PROLOGUE_UNTYPED. */
718
719 static void
720 s390_check_for_saved (void *data_untyped, pv_t addr,
721 CORE_ADDR size, pv_t value)
722 {
723 struct s390_prologue_data *data = (struct s390_prologue_data *) data_untyped;
724 int i, offset;
725
726 if (!pv_is_register (addr, S390_SP_REGNUM))
727 return;
728
729 offset = 16 * data->gpr_size + 32 - addr.k;
730
731 /* If we are storing the original value of a register, we want to
732 record the CFA offset. If the same register is stored multiple
733 times, the stack slot with the highest address counts. */
734
735 for (i = 0; i < S390_NUM_GPRS; i++)
736 if (size == data->gpr_size
737 && pv_is_register_k (value, S390_R0_REGNUM + i, 0))
738 if (data->gpr_slot[i] == 0
739 || data->gpr_slot[i] > offset)
740 {
741 data->gpr_slot[i] = offset;
742 return;
743 }
744
745 for (i = 0; i < S390_NUM_FPRS; i++)
746 if (size == data->fpr_size
747 && pv_is_register_k (value, S390_F0_REGNUM + i, 0))
748 if (data->fpr_slot[i] == 0
749 || data->fpr_slot[i] > offset)
750 {
751 data->fpr_slot[i] = offset;
752 return;
753 }
754 }
755
756 /* Analyze the prologue of the function starting at START_PC, continuing at
757 most until CURRENT_PC. Initialize DATA to hold all information we find
758 out about the state of the registers and stack slots. Return the address
759 of the instruction after the last one that changed the SP, FP, or back
760 chain; or zero on error. */
761
762 static CORE_ADDR
763 s390_analyze_prologue (struct gdbarch *gdbarch,
764 CORE_ADDR start_pc,
765 CORE_ADDR current_pc,
766 struct s390_prologue_data *data)
767 {
768 int word_size = gdbarch_ptr_bit (gdbarch) / 8;
769
770 /* Our return value:
771 The address of the instruction after the last one that changed
772 the SP, FP, or back chain; zero if we got an error trying to
773 read memory. */
774 CORE_ADDR result = start_pc;
775
776 /* The current PC for our abstract interpretation. */
777 CORE_ADDR pc;
778
779 /* The address of the next instruction after that. */
780 CORE_ADDR next_pc;
781
782 pv_area stack (S390_SP_REGNUM, gdbarch_addr_bit (gdbarch));
783 scoped_restore restore_stack = make_scoped_restore (&data->stack, &stack);
784
785 /* Set up everything's initial value. */
786 {
787 int i;
788
789 /* For the purpose of prologue tracking, we consider the GPR size to
790 be equal to the ABI word size, even if it is actually larger
791 (i.e. when running a 32-bit binary under a 64-bit kernel). */
792 data->gpr_size = word_size;
793 data->fpr_size = 8;
794 data->byte_order = gdbarch_byte_order (gdbarch);
795
796 for (i = 0; i < S390_NUM_GPRS; i++)
797 data->gpr[i] = pv_register (S390_R0_REGNUM + i, 0);
798
799 for (i = 0; i < S390_NUM_FPRS; i++)
800 data->fpr[i] = pv_register (S390_F0_REGNUM + i, 0);
801
802 for (i = 0; i < S390_NUM_GPRS; i++)
803 data->gpr_slot[i] = 0;
804
805 for (i = 0; i < S390_NUM_FPRS; i++)
806 data->fpr_slot[i] = 0;
807
808 data->back_chain_saved_p = 0;
809 }
810
811 /* Start interpreting instructions, until we hit the frame's
812 current PC or the first branch instruction. */
813 for (pc = start_pc; pc > 0 && pc < current_pc; pc = next_pc)
814 {
815 bfd_byte insn[S390_MAX_INSTR_SIZE];
816 int insn_len = s390_readinstruction (insn, pc);
817
818 bfd_byte dummy[S390_MAX_INSTR_SIZE] = { 0 };
819 bfd_byte *insn32 = word_size == 4 ? insn : dummy;
820 bfd_byte *insn64 = word_size == 8 ? insn : dummy;
821
822 /* Fields for various kinds of instructions. */
823 unsigned int b2, r1, r2, x2, r3;
824 int i2, d2;
825
826 /* The values of SP and FP before this instruction,
827 for detecting instructions that change them. */
828 pv_t pre_insn_sp, pre_insn_fp;
829 /* Likewise for the flag whether the back chain was saved. */
830 int pre_insn_back_chain_saved_p;
831
832 /* If we got an error trying to read the instruction, report it. */
833 if (insn_len < 0)
834 {
835 result = 0;
836 break;
837 }
838
839 next_pc = pc + insn_len;
840
841 pre_insn_sp = data->gpr[S390_SP_REGNUM - S390_R0_REGNUM];
842 pre_insn_fp = data->gpr[S390_FRAME_REGNUM - S390_R0_REGNUM];
843 pre_insn_back_chain_saved_p = data->back_chain_saved_p;
844
845 /* LHI r1, i2 --- load halfword immediate. */
846 /* LGHI r1, i2 --- load halfword immediate (64-bit version). */
847 /* LGFI r1, i2 --- load fullword immediate. */
848 if (is_ri (insn32, op1_lhi, op2_lhi, &r1, &i2)
849 || is_ri (insn64, op1_lghi, op2_lghi, &r1, &i2)
850 || is_ril (insn, op1_lgfi, op2_lgfi, &r1, &i2))
851 data->gpr[r1] = pv_constant (i2);
852
853 /* LR r1, r2 --- load from register. */
854 /* LGR r1, r2 --- load from register (64-bit version). */
855 else if (is_rr (insn32, op_lr, &r1, &r2)
856 || is_rre (insn64, op_lgr, &r1, &r2))
857 data->gpr[r1] = data->gpr[r2];
858
859 /* L r1, d2(x2, b2) --- load. */
860 /* LY r1, d2(x2, b2) --- load (long-displacement version). */
861 /* LG r1, d2(x2, b2) --- load (64-bit version). */
862 else if (is_rx (insn32, op_l, &r1, &d2, &x2, &b2)
863 || is_rxy (insn32, op1_ly, op2_ly, &r1, &d2, &x2, &b2)
864 || is_rxy (insn64, op1_lg, op2_lg, &r1, &d2, &x2, &b2))
865 data->gpr[r1] = s390_load (data, d2, x2, b2, data->gpr_size);
866
867 /* ST r1, d2(x2, b2) --- store. */
868 /* STY r1, d2(x2, b2) --- store (long-displacement version). */
869 /* STG r1, d2(x2, b2) --- store (64-bit version). */
870 else if (is_rx (insn32, op_st, &r1, &d2, &x2, &b2)
871 || is_rxy (insn32, op1_sty, op2_sty, &r1, &d2, &x2, &b2)
872 || is_rxy (insn64, op1_stg, op2_stg, &r1, &d2, &x2, &b2))
873 s390_store (data, d2, x2, b2, data->gpr_size, data->gpr[r1]);
874
875 /* STD r1, d2(x2,b2) --- store floating-point register. */
876 else if (is_rx (insn, op_std, &r1, &d2, &x2, &b2))
877 s390_store (data, d2, x2, b2, data->fpr_size, data->fpr[r1]);
878
879 /* STM r1, r3, d2(b2) --- store multiple. */
880 /* STMY r1, r3, d2(b2) --- store multiple (long-displacement
881 version). */
882 /* STMG r1, r3, d2(b2) --- store multiple (64-bit version). */
883 else if (is_rs (insn32, op_stm, &r1, &r3, &d2, &b2)
884 || is_rsy (insn32, op1_stmy, op2_stmy, &r1, &r3, &d2, &b2)
885 || is_rsy (insn64, op1_stmg, op2_stmg, &r1, &r3, &d2, &b2))
886 {
887 for (; r1 <= r3; r1++, d2 += data->gpr_size)
888 s390_store (data, d2, 0, b2, data->gpr_size, data->gpr[r1]);
889 }
890
891 /* AHI r1, i2 --- add halfword immediate. */
892 /* AGHI r1, i2 --- add halfword immediate (64-bit version). */
893 /* AFI r1, i2 --- add fullword immediate. */
894 /* AGFI r1, i2 --- add fullword immediate (64-bit version). */
895 else if (is_ri (insn32, op1_ahi, op2_ahi, &r1, &i2)
896 || is_ri (insn64, op1_aghi, op2_aghi, &r1, &i2)
897 || is_ril (insn32, op1_afi, op2_afi, &r1, &i2)
898 || is_ril (insn64, op1_agfi, op2_agfi, &r1, &i2))
899 data->gpr[r1] = pv_add_constant (data->gpr[r1], i2);
900
901 /* ALFI r1, i2 --- add logical immediate. */
902 /* ALGFI r1, i2 --- add logical immediate (64-bit version). */
903 else if (is_ril (insn32, op1_alfi, op2_alfi, &r1, &i2)
904 || is_ril (insn64, op1_algfi, op2_algfi, &r1, &i2))
905 data->gpr[r1] = pv_add_constant (data->gpr[r1],
906 (CORE_ADDR)i2 & 0xffffffff);
907
908 /* AR r1, r2 -- add register. */
909 /* AGR r1, r2 -- add register (64-bit version). */
910 else if (is_rr (insn32, op_ar, &r1, &r2)
911 || is_rre (insn64, op_agr, &r1, &r2))
912 data->gpr[r1] = pv_add (data->gpr[r1], data->gpr[r2]);
913
914 /* A r1, d2(x2, b2) -- add. */
915 /* AY r1, d2(x2, b2) -- add (long-displacement version). */
916 /* AG r1, d2(x2, b2) -- add (64-bit version). */
917 else if (is_rx (insn32, op_a, &r1, &d2, &x2, &b2)
918 || is_rxy (insn32, op1_ay, op2_ay, &r1, &d2, &x2, &b2)
919 || is_rxy (insn64, op1_ag, op2_ag, &r1, &d2, &x2, &b2))
920 data->gpr[r1] = pv_add (data->gpr[r1],
921 s390_load (data, d2, x2, b2, data->gpr_size));
922
923 /* SLFI r1, i2 --- subtract logical immediate. */
924 /* SLGFI r1, i2 --- subtract logical immediate (64-bit version). */
925 else if (is_ril (insn32, op1_slfi, op2_slfi, &r1, &i2)
926 || is_ril (insn64, op1_slgfi, op2_slgfi, &r1, &i2))
927 data->gpr[r1] = pv_add_constant (data->gpr[r1],
928 -((CORE_ADDR)i2 & 0xffffffff));
929
930 /* SR r1, r2 -- subtract register. */
931 /* SGR r1, r2 -- subtract register (64-bit version). */
932 else if (is_rr (insn32, op_sr, &r1, &r2)
933 || is_rre (insn64, op_sgr, &r1, &r2))
934 data->gpr[r1] = pv_subtract (data->gpr[r1], data->gpr[r2]);
935
936 /* S r1, d2(x2, b2) -- subtract. */
937 /* SY r1, d2(x2, b2) -- subtract (long-displacement version). */
938 /* SG r1, d2(x2, b2) -- subtract (64-bit version). */
939 else if (is_rx (insn32, op_s, &r1, &d2, &x2, &b2)
940 || is_rxy (insn32, op1_sy, op2_sy, &r1, &d2, &x2, &b2)
941 || is_rxy (insn64, op1_sg, op2_sg, &r1, &d2, &x2, &b2))
942 data->gpr[r1] = pv_subtract (data->gpr[r1],
943 s390_load (data, d2, x2, b2, data->gpr_size));
944
945 /* LA r1, d2(x2, b2) --- load address. */
946 /* LAY r1, d2(x2, b2) --- load address (long-displacement version). */
947 else if (is_rx (insn, op_la, &r1, &d2, &x2, &b2)
948 || is_rxy (insn, op1_lay, op2_lay, &r1, &d2, &x2, &b2))
949 data->gpr[r1] = s390_addr (data, d2, x2, b2);
950
951 /* LARL r1, i2 --- load address relative long. */
952 else if (is_ril (insn, op1_larl, op2_larl, &r1, &i2))
953 data->gpr[r1] = pv_constant (pc + i2 * 2);
954
955 /* BASR r1, 0 --- branch and save.
956 Since r2 is zero, this saves the PC in r1, but doesn't branch. */
957 else if (is_rr (insn, op_basr, &r1, &r2)
958 && r2 == 0)
959 data->gpr[r1] = pv_constant (next_pc);
960
961 /* BRAS r1, i2 --- branch relative and save. */
962 else if (is_ri (insn, op1_bras, op2_bras, &r1, &i2))
963 {
964 data->gpr[r1] = pv_constant (next_pc);
965 next_pc = pc + i2 * 2;
966
967 /* We'd better not interpret any backward branches. We'll
968 never terminate. */
969 if (next_pc <= pc)
970 break;
971 }
972
973 /* BRC/BRCL -- branch relative on condition. Ignore "branch
974 never", branch to following instruction, and "conditional
975 trap" (BRC +2). Otherwise terminate search. */
976 else if (is_ri (insn, op1_brc, op2_brc, &r1, &i2))
977 {
978 if (r1 != 0 && i2 != 1 && i2 != 2)
979 break;
980 }
981 else if (is_ril (insn, op1_brcl, op2_brcl, &r1, &i2))
982 {
983 if (r1 != 0 && i2 != 3)
984 break;
985 }
986
987 /* Terminate search when hitting any other branch instruction. */
988 else if (is_rr (insn, op_basr, &r1, &r2)
989 || is_rx (insn, op_bas, &r1, &d2, &x2, &b2)
990 || is_rr (insn, op_bcr, &r1, &r2)
991 || is_rx (insn, op_bc, &r1, &d2, &x2, &b2)
992 || is_ril (insn, op1_brasl, op2_brasl, &r2, &i2))
993 break;
994
995 else
996 {
997 /* An instruction we don't know how to simulate. The only
998 safe thing to do would be to set every value we're tracking
999 to 'unknown'. Instead, we'll be optimistic: we assume that
1000 we *can* interpret every instruction that the compiler uses
1001 to manipulate any of the data we're interested in here --
1002 then we can just ignore anything else. */
1003 }
1004
1005 /* Record the address after the last instruction that changed
1006 the FP, SP, or backlink. Ignore instructions that changed
1007 them back to their original values --- those are probably
1008 restore instructions. (The back chain is never restored,
1009 just popped.) */
1010 {
1011 pv_t sp = data->gpr[S390_SP_REGNUM - S390_R0_REGNUM];
1012 pv_t fp = data->gpr[S390_FRAME_REGNUM - S390_R0_REGNUM];
1013
1014 if ((! pv_is_identical (pre_insn_sp, sp)
1015 && ! pv_is_register_k (sp, S390_SP_REGNUM, 0)
1016 && sp.kind != pvk_unknown)
1017 || (! pv_is_identical (pre_insn_fp, fp)
1018 && ! pv_is_register_k (fp, S390_FRAME_REGNUM, 0)
1019 && fp.kind != pvk_unknown)
1020 || pre_insn_back_chain_saved_p != data->back_chain_saved_p)
1021 result = next_pc;
1022 }
1023 }
1024
1025 /* Record where all the registers were saved. */
1026 data->stack->scan (s390_check_for_saved, data);
1027
1028 return result;
1029 }
1030
1031 /* Advance PC across any function entry prologue instructions to reach
1032 some "real" code. */
1033
1034 static CORE_ADDR
1035 s390_skip_prologue (struct gdbarch *gdbarch, CORE_ADDR pc)
1036 {
1037 struct s390_prologue_data data;
1038 CORE_ADDR skip_pc, func_addr;
1039
1040 if (find_pc_partial_function (pc, NULL, &func_addr, NULL))
1041 {
1042 CORE_ADDR post_prologue_pc
1043 = skip_prologue_using_sal (gdbarch, func_addr);
1044 if (post_prologue_pc != 0)
1045 return std::max (pc, post_prologue_pc);
1046 }
1047
1048 skip_pc = s390_analyze_prologue (gdbarch, pc, (CORE_ADDR)-1, &data);
1049 return skip_pc ? skip_pc : pc;
1050 }
1051
1052 /* Register handling. */
1053
1054 /* ABI call-saved register information. */
1055
1056 static int
1057 s390_register_call_saved (struct gdbarch *gdbarch, int regnum)
1058 {
1059 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1060
1061 switch (tdep->abi)
1062 {
1063 case ABI_LINUX_S390:
1064 if ((regnum >= S390_R6_REGNUM && regnum <= S390_R15_REGNUM)
1065 || regnum == S390_F4_REGNUM || regnum == S390_F6_REGNUM
1066 || regnum == S390_A0_REGNUM)
1067 return 1;
1068
1069 break;
1070
1071 case ABI_LINUX_ZSERIES:
1072 if ((regnum >= S390_R6_REGNUM && regnum <= S390_R15_REGNUM)
1073 || (regnum >= S390_F8_REGNUM && regnum <= S390_F15_REGNUM)
1074 || (regnum >= S390_A0_REGNUM && regnum <= S390_A1_REGNUM))
1075 return 1;
1076
1077 break;
1078 }
1079
1080 return 0;
1081 }
1082
1083 /* The "guess_tracepoint_registers" gdbarch method. */
1084
1085 static void
1086 s390_guess_tracepoint_registers (struct gdbarch *gdbarch,
1087 struct regcache *regcache,
1088 CORE_ADDR addr)
1089 {
1090 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1091 int sz = register_size (gdbarch, S390_PSWA_REGNUM);
1092 gdb_byte *reg = (gdb_byte *) alloca (sz);
1093 ULONGEST pswm, pswa;
1094
1095 /* Set PSWA from the location and a default PSWM (the only part we're
1096 unlikely to get right is the CC). */
1097 if (tdep->abi == ABI_LINUX_S390)
1098 {
1099 /* 31-bit PSWA needs high bit set (it's very unlikely the target
1100 was in 24-bit mode). */
1101 pswa = addr | 0x80000000UL;
1102 pswm = 0x070d0000UL;
1103 }
1104 else
1105 {
1106 pswa = addr;
1107 pswm = 0x0705000180000000ULL;
1108 }
1109
1110 store_unsigned_integer (reg, sz, gdbarch_byte_order (gdbarch), pswa);
1111 regcache->raw_supply (S390_PSWA_REGNUM, reg);
1112
1113 store_unsigned_integer (reg, sz, gdbarch_byte_order (gdbarch), pswm);
1114 regcache->raw_supply (S390_PSWM_REGNUM, reg);
1115 }
1116
1117 /* Return the name of register REGNO. Return the empty string for
1118 registers that shouldn't be visible. */
1119
1120 static const char *
1121 s390_register_name (struct gdbarch *gdbarch, int regnum)
1122 {
1123 if (regnum >= S390_V0_LOWER_REGNUM
1124 && regnum <= S390_V15_LOWER_REGNUM)
1125 return "";
1126 return tdesc_register_name (gdbarch, regnum);
1127 }
1128
1129 /* DWARF Register Mapping. */
1130
1131 static const short s390_dwarf_regmap[] =
1132 {
1133 /* 0-15: General Purpose Registers. */
1134 S390_R0_REGNUM, S390_R1_REGNUM, S390_R2_REGNUM, S390_R3_REGNUM,
1135 S390_R4_REGNUM, S390_R5_REGNUM, S390_R6_REGNUM, S390_R7_REGNUM,
1136 S390_R8_REGNUM, S390_R9_REGNUM, S390_R10_REGNUM, S390_R11_REGNUM,
1137 S390_R12_REGNUM, S390_R13_REGNUM, S390_R14_REGNUM, S390_R15_REGNUM,
1138
1139 /* 16-31: Floating Point Registers / Vector Registers 0-15. */
1140 S390_F0_REGNUM, S390_F2_REGNUM, S390_F4_REGNUM, S390_F6_REGNUM,
1141 S390_F1_REGNUM, S390_F3_REGNUM, S390_F5_REGNUM, S390_F7_REGNUM,
1142 S390_F8_REGNUM, S390_F10_REGNUM, S390_F12_REGNUM, S390_F14_REGNUM,
1143 S390_F9_REGNUM, S390_F11_REGNUM, S390_F13_REGNUM, S390_F15_REGNUM,
1144
1145 /* 32-47: Control Registers (not mapped). */
1146 -1, -1, -1, -1, -1, -1, -1, -1,
1147 -1, -1, -1, -1, -1, -1, -1, -1,
1148
1149 /* 48-63: Access Registers. */
1150 S390_A0_REGNUM, S390_A1_REGNUM, S390_A2_REGNUM, S390_A3_REGNUM,
1151 S390_A4_REGNUM, S390_A5_REGNUM, S390_A6_REGNUM, S390_A7_REGNUM,
1152 S390_A8_REGNUM, S390_A9_REGNUM, S390_A10_REGNUM, S390_A11_REGNUM,
1153 S390_A12_REGNUM, S390_A13_REGNUM, S390_A14_REGNUM, S390_A15_REGNUM,
1154
1155 /* 64-65: Program Status Word. */
1156 S390_PSWM_REGNUM,
1157 S390_PSWA_REGNUM,
1158
1159 /* 66-67: Reserved. */
1160 -1, -1,
1161
1162 /* 68-83: Vector Registers 16-31. */
1163 S390_V16_REGNUM, S390_V18_REGNUM, S390_V20_REGNUM, S390_V22_REGNUM,
1164 S390_V17_REGNUM, S390_V19_REGNUM, S390_V21_REGNUM, S390_V23_REGNUM,
1165 S390_V24_REGNUM, S390_V26_REGNUM, S390_V28_REGNUM, S390_V30_REGNUM,
1166 S390_V25_REGNUM, S390_V27_REGNUM, S390_V29_REGNUM, S390_V31_REGNUM,
1167
1168 /* End of "official" DWARF registers. The remainder of the map is
1169 for GDB internal use only. */
1170
1171 /* GPR Lower Half Access. */
1172 S390_R0_REGNUM, S390_R1_REGNUM, S390_R2_REGNUM, S390_R3_REGNUM,
1173 S390_R4_REGNUM, S390_R5_REGNUM, S390_R6_REGNUM, S390_R7_REGNUM,
1174 S390_R8_REGNUM, S390_R9_REGNUM, S390_R10_REGNUM, S390_R11_REGNUM,
1175 S390_R12_REGNUM, S390_R13_REGNUM, S390_R14_REGNUM, S390_R15_REGNUM,
1176 };
1177
1178 enum { s390_dwarf_reg_r0l = ARRAY_SIZE (s390_dwarf_regmap) - 16 };
1179
1180 /* Convert DWARF register number REG to the appropriate register
1181 number used by GDB. */
1182
1183 static int
1184 s390_dwarf_reg_to_regnum (struct gdbarch *gdbarch, int reg)
1185 {
1186 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1187 int gdb_reg = -1;
1188
1189 /* In a 32-on-64 debug scenario, debug info refers to the full
1190 64-bit GPRs. Note that call frame information still refers to
1191 the 32-bit lower halves, because s390_adjust_frame_regnum uses
1192 special register numbers to access GPRs. */
1193 if (tdep->gpr_full_regnum != -1 && reg >= 0 && reg < 16)
1194 return tdep->gpr_full_regnum + reg;
1195
1196 if (reg >= 0 && reg < ARRAY_SIZE (s390_dwarf_regmap))
1197 gdb_reg = s390_dwarf_regmap[reg];
1198
1199 if (tdep->v0_full_regnum == -1)
1200 {
1201 if (gdb_reg >= S390_V16_REGNUM && gdb_reg <= S390_V31_REGNUM)
1202 gdb_reg = -1;
1203 }
1204 else
1205 {
1206 if (gdb_reg >= S390_F0_REGNUM && gdb_reg <= S390_F15_REGNUM)
1207 gdb_reg = gdb_reg - S390_F0_REGNUM + tdep->v0_full_regnum;
1208 }
1209
1210 return gdb_reg;
1211 }
1212
1213 /* Pseudo registers. */
1214
1215 /* Check whether REGNUM indicates a coupled general purpose register.
1216 These pseudo-registers are composed of two adjacent gprs. */
1217
1218 static int
1219 regnum_is_gpr_full (struct gdbarch_tdep *tdep, int regnum)
1220 {
1221 return (tdep->gpr_full_regnum != -1
1222 && regnum >= tdep->gpr_full_regnum
1223 && regnum <= tdep->gpr_full_regnum + 15);
1224 }
1225
1226 /* Check whether REGNUM indicates a full vector register (v0-v15).
1227 These pseudo-registers are composed of f0-f15 and v0l-v15l. */
1228
1229 static int
1230 regnum_is_vxr_full (struct gdbarch_tdep *tdep, int regnum)
1231 {
1232 return (tdep->v0_full_regnum != -1
1233 && regnum >= tdep->v0_full_regnum
1234 && regnum <= tdep->v0_full_regnum + 15);
1235 }
1236
1237 /* 'float' values are stored in the upper half of floating-point
1238 registers, even though we are otherwise a big-endian platform. The
1239 same applies to a 'float' value within a vector. */
1240
1241 static struct value *
1242 s390_value_from_register (struct gdbarch *gdbarch, struct type *type,
1243 int regnum, struct frame_id frame_id)
1244 {
1245 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1246 struct value *value = default_value_from_register (gdbarch, type,
1247 regnum, frame_id);
1248 check_typedef (type);
1249
1250 if ((regnum >= S390_F0_REGNUM && regnum <= S390_F15_REGNUM
1251 && TYPE_LENGTH (type) < 8)
1252 || regnum_is_vxr_full (tdep, regnum)
1253 || (regnum >= S390_V16_REGNUM && regnum <= S390_V31_REGNUM))
1254 set_value_offset (value, 0);
1255
1256 return value;
1257 }
1258
1259 /* Implement pseudo_register_name tdesc method. */
1260
1261 static const char *
1262 s390_pseudo_register_name (struct gdbarch *gdbarch, int regnum)
1263 {
1264 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1265
1266 if (regnum == tdep->pc_regnum)
1267 return "pc";
1268
1269 if (regnum == tdep->cc_regnum)
1270 return "cc";
1271
1272 if (regnum_is_gpr_full (tdep, regnum))
1273 {
1274 static const char *full_name[] = {
1275 "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7",
1276 "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
1277 };
1278 return full_name[regnum - tdep->gpr_full_regnum];
1279 }
1280
1281 if (regnum_is_vxr_full (tdep, regnum))
1282 {
1283 static const char *full_name[] = {
1284 "v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
1285 "v8", "v9", "v10", "v11", "v12", "v13", "v14", "v15"
1286 };
1287 return full_name[regnum - tdep->v0_full_regnum];
1288 }
1289
1290 internal_error (__FILE__, __LINE__, _("invalid regnum"));
1291 }
1292
1293 /* Implement pseudo_register_type tdesc method. */
1294
1295 static struct type *
1296 s390_pseudo_register_type (struct gdbarch *gdbarch, int regnum)
1297 {
1298 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1299
1300 if (regnum == tdep->pc_regnum)
1301 return builtin_type (gdbarch)->builtin_func_ptr;
1302
1303 if (regnum == tdep->cc_regnum)
1304 return builtin_type (gdbarch)->builtin_int;
1305
1306 if (regnum_is_gpr_full (tdep, regnum))
1307 return builtin_type (gdbarch)->builtin_uint64;
1308
1309 /* For the "concatenated" vector registers use the same type as v16. */
1310 if (regnum_is_vxr_full (tdep, regnum))
1311 return tdesc_register_type (gdbarch, S390_V16_REGNUM);
1312
1313 internal_error (__FILE__, __LINE__, _("invalid regnum"));
1314 }
1315
1316 /* Implement pseudo_register_read gdbarch method. */
1317
1318 static enum register_status
1319 s390_pseudo_register_read (struct gdbarch *gdbarch, readable_regcache *regcache,
1320 int regnum, gdb_byte *buf)
1321 {
1322 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1323 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
1324 int regsize = register_size (gdbarch, regnum);
1325 ULONGEST val;
1326
1327 if (regnum == tdep->pc_regnum)
1328 {
1329 enum register_status status;
1330
1331 status = regcache->raw_read (S390_PSWA_REGNUM, &val);
1332 if (status == REG_VALID)
1333 {
1334 if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
1335 val &= 0x7fffffff;
1336 store_unsigned_integer (buf, regsize, byte_order, val);
1337 }
1338 return status;
1339 }
1340
1341 if (regnum == tdep->cc_regnum)
1342 {
1343 enum register_status status;
1344
1345 status = regcache->raw_read (S390_PSWM_REGNUM, &val);
1346 if (status == REG_VALID)
1347 {
1348 if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
1349 val = (val >> 12) & 3;
1350 else
1351 val = (val >> 44) & 3;
1352 store_unsigned_integer (buf, regsize, byte_order, val);
1353 }
1354 return status;
1355 }
1356
1357 if (regnum_is_gpr_full (tdep, regnum))
1358 {
1359 enum register_status status;
1360 ULONGEST val_upper;
1361
1362 regnum -= tdep->gpr_full_regnum;
1363
1364 status = regcache->raw_read (S390_R0_REGNUM + regnum, &val);
1365 if (status == REG_VALID)
1366 status = regcache->raw_read (S390_R0_UPPER_REGNUM + regnum,
1367 &val_upper);
1368 if (status == REG_VALID)
1369 {
1370 val |= val_upper << 32;
1371 store_unsigned_integer (buf, regsize, byte_order, val);
1372 }
1373 return status;
1374 }
1375
1376 if (regnum_is_vxr_full (tdep, regnum))
1377 {
1378 enum register_status status;
1379
1380 regnum -= tdep->v0_full_regnum;
1381
1382 status = regcache->raw_read (S390_F0_REGNUM + regnum, buf);
1383 if (status == REG_VALID)
1384 status = regcache->raw_read (S390_V0_LOWER_REGNUM + regnum, buf + 8);
1385 return status;
1386 }
1387
1388 internal_error (__FILE__, __LINE__, _("invalid regnum"));
1389 }
1390
1391 /* Implement pseudo_register_write gdbarch method. */
1392
1393 static void
1394 s390_pseudo_register_write (struct gdbarch *gdbarch, struct regcache *regcache,
1395 int regnum, const gdb_byte *buf)
1396 {
1397 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1398 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
1399 int regsize = register_size (gdbarch, regnum);
1400 ULONGEST val, psw;
1401
1402 if (regnum == tdep->pc_regnum)
1403 {
1404 val = extract_unsigned_integer (buf, regsize, byte_order);
1405 if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
1406 {
1407 regcache_raw_read_unsigned (regcache, S390_PSWA_REGNUM, &psw);
1408 val = (psw & 0x80000000) | (val & 0x7fffffff);
1409 }
1410 regcache_raw_write_unsigned (regcache, S390_PSWA_REGNUM, val);
1411 return;
1412 }
1413
1414 if (regnum == tdep->cc_regnum)
1415 {
1416 val = extract_unsigned_integer (buf, regsize, byte_order);
1417 regcache_raw_read_unsigned (regcache, S390_PSWM_REGNUM, &psw);
1418 if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
1419 val = (psw & ~((ULONGEST)3 << 12)) | ((val & 3) << 12);
1420 else
1421 val = (psw & ~((ULONGEST)3 << 44)) | ((val & 3) << 44);
1422 regcache_raw_write_unsigned (regcache, S390_PSWM_REGNUM, val);
1423 return;
1424 }
1425
1426 if (regnum_is_gpr_full (tdep, regnum))
1427 {
1428 regnum -= tdep->gpr_full_regnum;
1429 val = extract_unsigned_integer (buf, regsize, byte_order);
1430 regcache_raw_write_unsigned (regcache, S390_R0_REGNUM + regnum,
1431 val & 0xffffffff);
1432 regcache_raw_write_unsigned (regcache, S390_R0_UPPER_REGNUM + regnum,
1433 val >> 32);
1434 return;
1435 }
1436
1437 if (regnum_is_vxr_full (tdep, regnum))
1438 {
1439 regnum -= tdep->v0_full_regnum;
1440 regcache->raw_write (S390_F0_REGNUM + regnum, buf);
1441 regcache->raw_write (S390_V0_LOWER_REGNUM + regnum, buf + 8);
1442 return;
1443 }
1444
1445 internal_error (__FILE__, __LINE__, _("invalid regnum"));
1446 }
1447
1448 /* Register groups. */
1449
1450 /* Implement pseudo_register_reggroup_p tdesc method. */
1451
1452 static int
1453 s390_pseudo_register_reggroup_p (struct gdbarch *gdbarch, int regnum,
1454 struct reggroup *group)
1455 {
1456 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1457
1458 /* We usually save/restore the whole PSW, which includes PC and CC.
1459 However, some older gdbservers may not support saving/restoring
1460 the whole PSW yet, and will return an XML register description
1461 excluding those from the save/restore register groups. In those
1462 cases, we still need to explicitly save/restore PC and CC in order
1463 to push or pop frames. Since this doesn't hurt anything if we
1464 already save/restore the whole PSW (it's just redundant), we add
1465 PC and CC at this point unconditionally. */
1466 if (group == save_reggroup || group == restore_reggroup)
1467 return regnum == tdep->pc_regnum || regnum == tdep->cc_regnum;
1468
1469 if (group == vector_reggroup)
1470 return regnum_is_vxr_full (tdep, regnum);
1471
1472 if (group == general_reggroup && regnum_is_vxr_full (tdep, regnum))
1473 return 0;
1474
1475 return default_register_reggroup_p (gdbarch, regnum, group);
1476 }
1477
1478 /* The "ax_pseudo_register_collect" gdbarch method. */
1479
1480 static int
1481 s390_ax_pseudo_register_collect (struct gdbarch *gdbarch,
1482 struct agent_expr *ax, int regnum)
1483 {
1484 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1485 if (regnum == tdep->pc_regnum)
1486 {
1487 ax_reg_mask (ax, S390_PSWA_REGNUM);
1488 }
1489 else if (regnum == tdep->cc_regnum)
1490 {
1491 ax_reg_mask (ax, S390_PSWM_REGNUM);
1492 }
1493 else if (regnum_is_gpr_full (tdep, regnum))
1494 {
1495 regnum -= tdep->gpr_full_regnum;
1496 ax_reg_mask (ax, S390_R0_REGNUM + regnum);
1497 ax_reg_mask (ax, S390_R0_UPPER_REGNUM + regnum);
1498 }
1499 else if (regnum_is_vxr_full (tdep, regnum))
1500 {
1501 regnum -= tdep->v0_full_regnum;
1502 ax_reg_mask (ax, S390_F0_REGNUM + regnum);
1503 ax_reg_mask (ax, S390_V0_LOWER_REGNUM + regnum);
1504 }
1505 else
1506 {
1507 internal_error (__FILE__, __LINE__, _("invalid regnum"));
1508 }
1509 return 0;
1510 }
1511
1512 /* The "ax_pseudo_register_push_stack" gdbarch method. */
1513
1514 static int
1515 s390_ax_pseudo_register_push_stack (struct gdbarch *gdbarch,
1516 struct agent_expr *ax, int regnum)
1517 {
1518 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1519 if (regnum == tdep->pc_regnum)
1520 {
1521 ax_reg (ax, S390_PSWA_REGNUM);
1522 if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
1523 {
1524 ax_zero_ext (ax, 31);
1525 }
1526 }
1527 else if (regnum == tdep->cc_regnum)
1528 {
1529 ax_reg (ax, S390_PSWM_REGNUM);
1530 if (register_size (gdbarch, S390_PSWA_REGNUM) == 4)
1531 ax_const_l (ax, 12);
1532 else
1533 ax_const_l (ax, 44);
1534 ax_simple (ax, aop_rsh_unsigned);
1535 ax_zero_ext (ax, 2);
1536 }
1537 else if (regnum_is_gpr_full (tdep, regnum))
1538 {
1539 regnum -= tdep->gpr_full_regnum;
1540 ax_reg (ax, S390_R0_REGNUM + regnum);
1541 ax_reg (ax, S390_R0_UPPER_REGNUM + regnum);
1542 ax_const_l (ax, 32);
1543 ax_simple (ax, aop_lsh);
1544 ax_simple (ax, aop_bit_or);
1545 }
1546 else if (regnum_is_vxr_full (tdep, regnum))
1547 {
1548 /* Too large to stuff on the stack. */
1549 return 1;
1550 }
1551 else
1552 {
1553 internal_error (__FILE__, __LINE__, _("invalid regnum"));
1554 }
1555 return 0;
1556 }
1557
1558 /* The "gen_return_address" gdbarch method. Since this is supposed to be
1559 just a best-effort method, and we don't really have the means to run
1560 the full unwinder here, just collect the link register. */
1561
1562 static void
1563 s390_gen_return_address (struct gdbarch *gdbarch,
1564 struct agent_expr *ax, struct axs_value *value,
1565 CORE_ADDR scope)
1566 {
1567 value->type = register_type (gdbarch, S390_R14_REGNUM);
1568 value->kind = axs_lvalue_register;
1569 value->u.reg = S390_R14_REGNUM;
1570 }
1571
1572 /* Address handling. */
1573
1574 /* Implement addr_bits_remove gdbarch method.
1575 Only used for ABI_LINUX_S390. */
1576
1577 static CORE_ADDR
1578 s390_addr_bits_remove (struct gdbarch *gdbarch, CORE_ADDR addr)
1579 {
1580 return addr & 0x7fffffff;
1581 }
1582
1583 /* Implement addr_class_type_flags gdbarch method.
1584 Only used for ABI_LINUX_ZSERIES. */
1585
1586 static int
1587 s390_address_class_type_flags (int byte_size, int dwarf2_addr_class)
1588 {
1589 if (byte_size == 4)
1590 return TYPE_INSTANCE_FLAG_ADDRESS_CLASS_1;
1591 else
1592 return 0;
1593 }
1594
1595 /* Implement addr_class_type_flags_to_name gdbarch method.
1596 Only used for ABI_LINUX_ZSERIES. */
1597
1598 static const char *
1599 s390_address_class_type_flags_to_name (struct gdbarch *gdbarch, int type_flags)
1600 {
1601 if (type_flags & TYPE_INSTANCE_FLAG_ADDRESS_CLASS_1)
1602 return "mode32";
1603 else
1604 return NULL;
1605 }
1606
1607 /* Implement addr_class_name_to_type_flags gdbarch method.
1608 Only used for ABI_LINUX_ZSERIES. */
1609
1610 static int
1611 s390_address_class_name_to_type_flags (struct gdbarch *gdbarch,
1612 const char *name,
1613 int *type_flags_ptr)
1614 {
1615 if (strcmp (name, "mode32") == 0)
1616 {
1617 *type_flags_ptr = TYPE_INSTANCE_FLAG_ADDRESS_CLASS_1;
1618 return 1;
1619 }
1620 else
1621 return 0;
1622 }
1623
1624 /* Inferior function calls. */
1625
1626 /* Dummy function calls. */
1627
1628 /* Unwrap any single-field structs in TYPE and return the effective
1629 "inner" type. E.g., yield "float" for all these cases:
1630
1631 float x;
1632 struct { float x };
1633 struct { struct { float x; } x; };
1634 struct { struct { struct { float x; } x; } x; };
1635
1636 However, if an inner type is smaller than MIN_SIZE, abort the
1637 unwrapping. */
1638
1639 static struct type *
1640 s390_effective_inner_type (struct type *type, unsigned int min_size)
1641 {
1642 while (type->code () == TYPE_CODE_STRUCT)
1643 {
1644 struct type *inner = NULL;
1645
1646 /* Find a non-static field, if any. Unless there's exactly one,
1647 abort the unwrapping. */
1648 for (int i = 0; i < type->num_fields (); i++)
1649 {
1650 struct field f = type->field (i);
1651
1652 if (field_is_static (&f))
1653 continue;
1654 if (inner != NULL)
1655 return type;
1656 inner = f.type ();
1657 }
1658
1659 if (inner == NULL)
1660 break;
1661 inner = check_typedef (inner);
1662 if (TYPE_LENGTH (inner) < min_size)
1663 break;
1664 type = inner;
1665 }
1666
1667 return type;
1668 }
1669
1670 /* Return non-zero if TYPE should be passed like "float" or
1671 "double". */
1672
1673 static int
1674 s390_function_arg_float (struct type *type)
1675 {
1676 /* Note that long double as well as complex types are intentionally
1677 excluded. */
1678 if (TYPE_LENGTH (type) > 8)
1679 return 0;
1680
1681 /* A struct containing just a float or double is passed like a float
1682 or double. */
1683 type = s390_effective_inner_type (type, 0);
1684
1685 return (type->code () == TYPE_CODE_FLT
1686 || type->code () == TYPE_CODE_DECFLOAT);
1687 }
1688
1689 /* Return non-zero if TYPE should be passed like a vector. */
1690
1691 static int
1692 s390_function_arg_vector (struct type *type)
1693 {
1694 if (TYPE_LENGTH (type) > 16)
1695 return 0;
1696
1697 /* Structs containing just a vector are passed like a vector. */
1698 type = s390_effective_inner_type (type, TYPE_LENGTH (type));
1699
1700 return type->code () == TYPE_CODE_ARRAY && TYPE_VECTOR (type);
1701 }
1702
1703 /* Determine whether N is a power of two. */
1704
1705 static int
1706 is_power_of_two (unsigned int n)
1707 {
1708 return n && ((n & (n - 1)) == 0);
1709 }
1710
1711 /* For an argument whose type is TYPE and which is not passed like a
1712 float or vector, return non-zero if it should be passed like "int"
1713 or "long long". */
1714
1715 static int
1716 s390_function_arg_integer (struct type *type)
1717 {
1718 enum type_code code = type->code ();
1719
1720 if (TYPE_LENGTH (type) > 8)
1721 return 0;
1722
1723 if (code == TYPE_CODE_INT
1724 || code == TYPE_CODE_ENUM
1725 || code == TYPE_CODE_RANGE
1726 || code == TYPE_CODE_CHAR
1727 || code == TYPE_CODE_BOOL
1728 || code == TYPE_CODE_PTR
1729 || TYPE_IS_REFERENCE (type))
1730 return 1;
1731
1732 return ((code == TYPE_CODE_UNION || code == TYPE_CODE_STRUCT)
1733 && is_power_of_two (TYPE_LENGTH (type)));
1734 }
1735
1736 /* Argument passing state: Internal data structure passed to helper
1737 routines of s390_push_dummy_call. */
1738
1739 struct s390_arg_state
1740 {
1741 /* Register cache, or NULL, if we are in "preparation mode". */
1742 struct regcache *regcache;
1743 /* Next available general/floating-point/vector register for
1744 argument passing. */
1745 int gr, fr, vr;
1746 /* Current pointer to copy area (grows downwards). */
1747 CORE_ADDR copy;
1748 /* Current pointer to parameter area (grows upwards). */
1749 CORE_ADDR argp;
1750 };
1751
1752 /* Prepare one argument ARG for a dummy call and update the argument
1753 passing state AS accordingly. If the regcache field in AS is set,
1754 operate in "write mode" and write ARG into the inferior. Otherwise
1755 run "preparation mode" and skip all updates to the inferior. */
1756
1757 static void
1758 s390_handle_arg (struct s390_arg_state *as, struct value *arg,
1759 struct gdbarch_tdep *tdep, int word_size,
1760 enum bfd_endian byte_order, int is_unnamed)
1761 {
1762 struct type *type = check_typedef (value_type (arg));
1763 unsigned int length = TYPE_LENGTH (type);
1764 int write_mode = as->regcache != NULL;
1765
1766 if (s390_function_arg_float (type))
1767 {
1768 /* The GNU/Linux for S/390 ABI uses FPRs 0 and 2 to pass
1769 arguments. The GNU/Linux for zSeries ABI uses 0, 2, 4, and
1770 6. */
1771 if (as->fr <= (tdep->abi == ABI_LINUX_S390 ? 2 : 6))
1772 {
1773 /* When we store a single-precision value in an FP register,
1774 it occupies the leftmost bits. */
1775 if (write_mode)
1776 as->regcache->cooked_write_part (S390_F0_REGNUM + as->fr, 0, length,
1777 value_contents (arg));
1778 as->fr += 2;
1779 }
1780 else
1781 {
1782 /* When we store a single-precision value in a stack slot,
1783 it occupies the rightmost bits. */
1784 as->argp = align_up (as->argp + length, word_size);
1785 if (write_mode)
1786 write_memory (as->argp - length, value_contents (arg),
1787 length);
1788 }
1789 }
1790 else if (tdep->vector_abi == S390_VECTOR_ABI_128
1791 && s390_function_arg_vector (type))
1792 {
1793 static const char use_vr[] = {24, 26, 28, 30, 25, 27, 29, 31};
1794
1795 if (!is_unnamed && as->vr < ARRAY_SIZE (use_vr))
1796 {
1797 int regnum = S390_V24_REGNUM + use_vr[as->vr] - 24;
1798
1799 if (write_mode)
1800 as->regcache->cooked_write_part (regnum, 0, length,
1801 value_contents (arg));
1802 as->vr++;
1803 }
1804 else
1805 {
1806 if (write_mode)
1807 write_memory (as->argp, value_contents (arg), length);
1808 as->argp = align_up (as->argp + length, word_size);
1809 }
1810 }
1811 else if (s390_function_arg_integer (type) && length <= word_size)
1812 {
1813 /* Initialize it just to avoid a GCC false warning. */
1814 ULONGEST val = 0;
1815
1816 if (write_mode)
1817 {
1818 /* Place value in least significant bits of the register or
1819 memory word and sign- or zero-extend to full word size.
1820 This also applies to a struct or union. */
1821 val = TYPE_UNSIGNED (type)
1822 ? extract_unsigned_integer (value_contents (arg),
1823 length, byte_order)
1824 : extract_signed_integer (value_contents (arg),
1825 length, byte_order);
1826 }
1827
1828 if (as->gr <= 6)
1829 {
1830 if (write_mode)
1831 regcache_cooked_write_unsigned (as->regcache,
1832 S390_R0_REGNUM + as->gr,
1833 val);
1834 as->gr++;
1835 }
1836 else
1837 {
1838 if (write_mode)
1839 write_memory_unsigned_integer (as->argp, word_size,
1840 byte_order, val);
1841 as->argp += word_size;
1842 }
1843 }
1844 else if (s390_function_arg_integer (type) && length == 8)
1845 {
1846 if (as->gr <= 5)
1847 {
1848 if (write_mode)
1849 {
1850 as->regcache->cooked_write (S390_R0_REGNUM + as->gr,
1851 value_contents (arg));
1852 as->regcache->cooked_write (S390_R0_REGNUM + as->gr + 1,
1853 value_contents (arg) + word_size);
1854 }
1855 as->gr += 2;
1856 }
1857 else
1858 {
1859 /* If we skipped r6 because we couldn't fit a DOUBLE_ARG
1860 in it, then don't go back and use it again later. */
1861 as->gr = 7;
1862
1863 if (write_mode)
1864 write_memory (as->argp, value_contents (arg), length);
1865 as->argp += length;
1866 }
1867 }
1868 else
1869 {
1870 /* This argument type is never passed in registers. Place the
1871 value in the copy area and pass a pointer to it. Use 8-byte
1872 alignment as a conservative assumption. */
1873 as->copy = align_down (as->copy - length, 8);
1874 if (write_mode)
1875 write_memory (as->copy, value_contents (arg), length);
1876
1877 if (as->gr <= 6)
1878 {
1879 if (write_mode)
1880 regcache_cooked_write_unsigned (as->regcache,
1881 S390_R0_REGNUM + as->gr,
1882 as->copy);
1883 as->gr++;
1884 }
1885 else
1886 {
1887 if (write_mode)
1888 write_memory_unsigned_integer (as->argp, word_size,
1889 byte_order, as->copy);
1890 as->argp += word_size;
1891 }
1892 }
1893 }
1894
1895 /* Put the actual parameter values pointed to by ARGS[0..NARGS-1] in
1896 place to be passed to a function, as specified by the "GNU/Linux
1897 for S/390 ELF Application Binary Interface Supplement".
1898
1899 SP is the current stack pointer. We must put arguments, links,
1900 padding, etc. whereever they belong, and return the new stack
1901 pointer value.
1902
1903 If STRUCT_RETURN is non-zero, then the function we're calling is
1904 going to return a structure by value; STRUCT_ADDR is the address of
1905 a block we've allocated for it on the stack.
1906
1907 Our caller has taken care of any type promotions needed to satisfy
1908 prototypes or the old K&R argument-passing rules. */
1909
1910 static CORE_ADDR
1911 s390_push_dummy_call (struct gdbarch *gdbarch, struct value *function,
1912 struct regcache *regcache, CORE_ADDR bp_addr,
1913 int nargs, struct value **args, CORE_ADDR sp,
1914 function_call_return_method return_method,
1915 CORE_ADDR struct_addr)
1916 {
1917 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
1918 int word_size = gdbarch_ptr_bit (gdbarch) / 8;
1919 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
1920 int i;
1921 struct s390_arg_state arg_state, arg_prep;
1922 CORE_ADDR param_area_start, new_sp;
1923 struct type *ftype = check_typedef (value_type (function));
1924
1925 if (ftype->code () == TYPE_CODE_PTR)
1926 ftype = check_typedef (TYPE_TARGET_TYPE (ftype));
1927
1928 arg_prep.copy = sp;
1929 arg_prep.gr = (return_method == return_method_struct) ? 3 : 2;
1930 arg_prep.fr = 0;
1931 arg_prep.vr = 0;
1932 arg_prep.argp = 0;
1933 arg_prep.regcache = NULL;
1934
1935 /* Initialize arg_state for "preparation mode". */
1936 arg_state = arg_prep;
1937
1938 /* Update arg_state.copy with the start of the reference-to-copy area
1939 and arg_state.argp with the size of the parameter area. */
1940 for (i = 0; i < nargs; i++)
1941 s390_handle_arg (&arg_state, args[i], tdep, word_size, byte_order,
1942 TYPE_VARARGS (ftype) && i >= ftype->num_fields ());
1943
1944 param_area_start = align_down (arg_state.copy - arg_state.argp, 8);
1945
1946 /* Allocate the standard frame areas: the register save area, the
1947 word reserved for the compiler, and the back chain pointer. */
1948 new_sp = param_area_start - (16 * word_size + 32);
1949
1950 /* Now we have the final stack pointer. Make sure we didn't
1951 underflow; on 31-bit, this would result in addresses with the
1952 high bit set, which causes confusion elsewhere. Note that if we
1953 error out here, stack and registers remain untouched. */
1954 if (gdbarch_addr_bits_remove (gdbarch, new_sp) != new_sp)
1955 error (_("Stack overflow"));
1956
1957 /* Pass the structure return address in general register 2. */
1958 if (return_method == return_method_struct)
1959 regcache_cooked_write_unsigned (regcache, S390_R2_REGNUM, struct_addr);
1960
1961 /* Initialize arg_state for "write mode". */
1962 arg_state = arg_prep;
1963 arg_state.argp = param_area_start;
1964 arg_state.regcache = regcache;
1965
1966 /* Write all parameters. */
1967 for (i = 0; i < nargs; i++)
1968 s390_handle_arg (&arg_state, args[i], tdep, word_size, byte_order,
1969 TYPE_VARARGS (ftype) && i >= ftype->num_fields ());
1970
1971 /* Store return PSWA. In 31-bit mode, keep addressing mode bit. */
1972 if (word_size == 4)
1973 {
1974 ULONGEST pswa;
1975 regcache_cooked_read_unsigned (regcache, S390_PSWA_REGNUM, &pswa);
1976 bp_addr = (bp_addr & 0x7fffffff) | (pswa & 0x80000000);
1977 }
1978 regcache_cooked_write_unsigned (regcache, S390_RETADDR_REGNUM, bp_addr);
1979
1980 /* Store updated stack pointer. */
1981 regcache_cooked_write_unsigned (regcache, S390_SP_REGNUM, new_sp);
1982
1983 /* We need to return the 'stack part' of the frame ID,
1984 which is actually the top of the register save area. */
1985 return param_area_start;
1986 }
1987
1988 /* Assuming THIS_FRAME is a dummy, return the frame ID of that
1989 dummy frame. The frame ID's base needs to match the TOS value
1990 returned by push_dummy_call, and the PC match the dummy frame's
1991 breakpoint. */
1992
1993 static struct frame_id
1994 s390_dummy_id (struct gdbarch *gdbarch, struct frame_info *this_frame)
1995 {
1996 int word_size = gdbarch_ptr_bit (gdbarch) / 8;
1997 CORE_ADDR sp = get_frame_register_unsigned (this_frame, S390_SP_REGNUM);
1998 sp = gdbarch_addr_bits_remove (gdbarch, sp);
1999
2000 return frame_id_build (sp + 16*word_size + 32,
2001 get_frame_pc (this_frame));
2002 }
2003
2004 /* Implement frame_align gdbarch method. */
2005
2006 static CORE_ADDR
2007 s390_frame_align (struct gdbarch *gdbarch, CORE_ADDR addr)
2008 {
2009 /* Both the 32- and 64-bit ABI's say that the stack pointer should
2010 always be aligned on an eight-byte boundary. */
2011 return (addr & -8);
2012 }
2013
2014 /* Helper for s390_return_value: Set or retrieve a function return
2015 value if it resides in a register. */
2016
2017 static void
2018 s390_register_return_value (struct gdbarch *gdbarch, struct type *type,
2019 struct regcache *regcache,
2020 gdb_byte *out, const gdb_byte *in)
2021 {
2022 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
2023 int word_size = gdbarch_ptr_bit (gdbarch) / 8;
2024 int length = TYPE_LENGTH (type);
2025 int code = type->code ();
2026
2027 if (code == TYPE_CODE_FLT || code == TYPE_CODE_DECFLOAT)
2028 {
2029 /* Float-like value: left-aligned in f0. */
2030 if (in != NULL)
2031 regcache->cooked_write_part (S390_F0_REGNUM, 0, length, in);
2032 else
2033 regcache->cooked_read_part (S390_F0_REGNUM, 0, length, out);
2034 }
2035 else if (code == TYPE_CODE_ARRAY)
2036 {
2037 /* Vector: left-aligned in v24. */
2038 if (in != NULL)
2039 regcache->cooked_write_part (S390_V24_REGNUM, 0, length, in);
2040 else
2041 regcache->cooked_read_part (S390_V24_REGNUM, 0, length, out);
2042 }
2043 else if (length <= word_size)
2044 {
2045 /* Integer: zero- or sign-extended in r2. */
2046 if (out != NULL)
2047 regcache->cooked_read_part (S390_R2_REGNUM, word_size - length, length,
2048 out);
2049 else if (TYPE_UNSIGNED (type))
2050 regcache_cooked_write_unsigned
2051 (regcache, S390_R2_REGNUM,
2052 extract_unsigned_integer (in, length, byte_order));
2053 else
2054 regcache_cooked_write_signed
2055 (regcache, S390_R2_REGNUM,
2056 extract_signed_integer (in, length, byte_order));
2057 }
2058 else if (length == 2 * word_size)
2059 {
2060 /* Double word: in r2 and r3. */
2061 if (in != NULL)
2062 {
2063 regcache->cooked_write (S390_R2_REGNUM, in);
2064 regcache->cooked_write (S390_R3_REGNUM, in + word_size);
2065 }
2066 else
2067 {
2068 regcache->cooked_read (S390_R2_REGNUM, out);
2069 regcache->cooked_read (S390_R3_REGNUM, out + word_size);
2070 }
2071 }
2072 else
2073 internal_error (__FILE__, __LINE__, _("invalid return type"));
2074 }
2075
2076 /* Implement the 'return_value' gdbarch method. */
2077
2078 static enum return_value_convention
2079 s390_return_value (struct gdbarch *gdbarch, struct value *function,
2080 struct type *type, struct regcache *regcache,
2081 gdb_byte *out, const gdb_byte *in)
2082 {
2083 enum return_value_convention rvc;
2084
2085 type = check_typedef (type);
2086
2087 switch (type->code ())
2088 {
2089 case TYPE_CODE_STRUCT:
2090 case TYPE_CODE_UNION:
2091 case TYPE_CODE_COMPLEX:
2092 rvc = RETURN_VALUE_STRUCT_CONVENTION;
2093 break;
2094 case TYPE_CODE_ARRAY:
2095 rvc = (gdbarch_tdep (gdbarch)->vector_abi == S390_VECTOR_ABI_128
2096 && TYPE_LENGTH (type) <= 16 && TYPE_VECTOR (type))
2097 ? RETURN_VALUE_REGISTER_CONVENTION
2098 : RETURN_VALUE_STRUCT_CONVENTION;
2099 break;
2100 default:
2101 rvc = TYPE_LENGTH (type) <= 8
2102 ? RETURN_VALUE_REGISTER_CONVENTION
2103 : RETURN_VALUE_STRUCT_CONVENTION;
2104 }
2105
2106 if (in != NULL || out != NULL)
2107 {
2108 if (rvc == RETURN_VALUE_REGISTER_CONVENTION)
2109 s390_register_return_value (gdbarch, type, regcache, out, in);
2110 else if (in != NULL)
2111 error (_("Cannot set function return value."));
2112 else
2113 error (_("Function return value unknown."));
2114 }
2115
2116 return rvc;
2117 }
2118
2119 /* Frame unwinding. */
2120
2121 /* Implement the stack_frame_destroyed_p gdbarch method. */
2122
2123 static int
2124 s390_stack_frame_destroyed_p (struct gdbarch *gdbarch, CORE_ADDR pc)
2125 {
2126 int word_size = gdbarch_ptr_bit (gdbarch) / 8;
2127
2128 /* In frameless functions, there's no frame to destroy and thus
2129 we don't care about the epilogue.
2130
2131 In functions with frame, the epilogue sequence is a pair of
2132 a LM-type instruction that restores (amongst others) the
2133 return register %r14 and the stack pointer %r15, followed
2134 by a branch 'br %r14' --or equivalent-- that effects the
2135 actual return.
2136
2137 In that situation, this function needs to return 'true' in
2138 exactly one case: when pc points to that branch instruction.
2139
2140 Thus we try to disassemble the one instructions immediately
2141 preceding pc and check whether it is an LM-type instruction
2142 modifying the stack pointer.
2143
2144 Note that disassembling backwards is not reliable, so there
2145 is a slight chance of false positives here ... */
2146
2147 bfd_byte insn[6];
2148 unsigned int r1, r3, b2;
2149 int d2;
2150
2151 if (word_size == 4
2152 && !target_read_memory (pc - 4, insn, 4)
2153 && is_rs (insn, op_lm, &r1, &r3, &d2, &b2)
2154 && r3 == S390_SP_REGNUM - S390_R0_REGNUM)
2155 return 1;
2156
2157 if (word_size == 4
2158 && !target_read_memory (pc - 6, insn, 6)
2159 && is_rsy (insn, op1_lmy, op2_lmy, &r1, &r3, &d2, &b2)
2160 && r3 == S390_SP_REGNUM - S390_R0_REGNUM)
2161 return 1;
2162
2163 if (word_size == 8
2164 && !target_read_memory (pc - 6, insn, 6)
2165 && is_rsy (insn, op1_lmg, op2_lmg, &r1, &r3, &d2, &b2)
2166 && r3 == S390_SP_REGNUM - S390_R0_REGNUM)
2167 return 1;
2168
2169 return 0;
2170 }
2171
2172 /* Implement unwind_pc gdbarch method. */
2173
2174 static CORE_ADDR
2175 s390_unwind_pc (struct gdbarch *gdbarch, struct frame_info *next_frame)
2176 {
2177 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2178 ULONGEST pc;
2179 pc = frame_unwind_register_unsigned (next_frame, tdep->pc_regnum);
2180 return gdbarch_addr_bits_remove (gdbarch, pc);
2181 }
2182
2183 /* Implement unwind_sp gdbarch method. */
2184
2185 static CORE_ADDR
2186 s390_unwind_sp (struct gdbarch *gdbarch, struct frame_info *next_frame)
2187 {
2188 ULONGEST sp;
2189 sp = frame_unwind_register_unsigned (next_frame, S390_SP_REGNUM);
2190 return gdbarch_addr_bits_remove (gdbarch, sp);
2191 }
2192
2193 /* Helper routine to unwind pseudo registers. */
2194
2195 static struct value *
2196 s390_unwind_pseudo_register (struct frame_info *this_frame, int regnum)
2197 {
2198 struct gdbarch *gdbarch = get_frame_arch (this_frame);
2199 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2200 struct type *type = register_type (gdbarch, regnum);
2201
2202 /* Unwind PC via PSW address. */
2203 if (regnum == tdep->pc_regnum)
2204 {
2205 struct value *val;
2206
2207 val = frame_unwind_register_value (this_frame, S390_PSWA_REGNUM);
2208 if (!value_optimized_out (val))
2209 {
2210 LONGEST pswa = value_as_long (val);
2211
2212 if (TYPE_LENGTH (type) == 4)
2213 return value_from_pointer (type, pswa & 0x7fffffff);
2214 else
2215 return value_from_pointer (type, pswa);
2216 }
2217 }
2218
2219 /* Unwind CC via PSW mask. */
2220 if (regnum == tdep->cc_regnum)
2221 {
2222 struct value *val;
2223
2224 val = frame_unwind_register_value (this_frame, S390_PSWM_REGNUM);
2225 if (!value_optimized_out (val))
2226 {
2227 LONGEST pswm = value_as_long (val);
2228
2229 if (TYPE_LENGTH (type) == 4)
2230 return value_from_longest (type, (pswm >> 12) & 3);
2231 else
2232 return value_from_longest (type, (pswm >> 44) & 3);
2233 }
2234 }
2235
2236 /* Unwind full GPRs to show at least the lower halves (as the
2237 upper halves are undefined). */
2238 if (regnum_is_gpr_full (tdep, regnum))
2239 {
2240 int reg = regnum - tdep->gpr_full_regnum;
2241 struct value *val;
2242
2243 val = frame_unwind_register_value (this_frame, S390_R0_REGNUM + reg);
2244 if (!value_optimized_out (val))
2245 return value_cast (type, val);
2246 }
2247
2248 return allocate_optimized_out_value (type);
2249 }
2250
2251 /* Translate a .eh_frame register to DWARF register, or adjust a
2252 .debug_frame register. */
2253
2254 static int
2255 s390_adjust_frame_regnum (struct gdbarch *gdbarch, int num, int eh_frame_p)
2256 {
2257 /* See s390_dwarf_reg_to_regnum for comments. */
2258 return (num >= 0 && num < 16) ? num + s390_dwarf_reg_r0l : num;
2259 }
2260
2261 /* DWARF-2 frame unwinding. */
2262
2263 /* Function to unwind a pseudo-register in dwarf2_frame unwinder. Used by
2264 s390_dwarf2_frame_init_reg. */
2265
2266 static struct value *
2267 s390_dwarf2_prev_register (struct frame_info *this_frame, void **this_cache,
2268 int regnum)
2269 {
2270 return s390_unwind_pseudo_register (this_frame, regnum);
2271 }
2272
2273 /* Implement init_reg dwarf2_frame method. */
2274
2275 static void
2276 s390_dwarf2_frame_init_reg (struct gdbarch *gdbarch, int regnum,
2277 struct dwarf2_frame_state_reg *reg,
2278 struct frame_info *this_frame)
2279 {
2280 /* The condition code (and thus PSW mask) is call-clobbered. */
2281 if (regnum == S390_PSWM_REGNUM)
2282 reg->how = DWARF2_FRAME_REG_UNDEFINED;
2283
2284 /* The PSW address unwinds to the return address. */
2285 else if (regnum == S390_PSWA_REGNUM)
2286 reg->how = DWARF2_FRAME_REG_RA;
2287
2288 /* Fixed registers are call-saved or call-clobbered
2289 depending on the ABI in use. */
2290 else if (regnum < S390_NUM_REGS)
2291 {
2292 if (s390_register_call_saved (gdbarch, regnum))
2293 reg->how = DWARF2_FRAME_REG_SAME_VALUE;
2294 else
2295 reg->how = DWARF2_FRAME_REG_UNDEFINED;
2296 }
2297
2298 /* We install a special function to unwind pseudos. */
2299 else
2300 {
2301 reg->how = DWARF2_FRAME_REG_FN;
2302 reg->loc.fn = s390_dwarf2_prev_register;
2303 }
2304 }
2305
2306 /* Frame unwinding. */
2307
2308 /* Wrapper for trad_frame_get_prev_register to allow for s390 pseudo
2309 register translation. */
2310
2311 struct value *
2312 s390_trad_frame_prev_register (struct frame_info *this_frame,
2313 struct trad_frame_saved_reg saved_regs[],
2314 int regnum)
2315 {
2316 if (regnum < S390_NUM_REGS)
2317 return trad_frame_get_prev_register (this_frame, saved_regs, regnum);
2318 else
2319 return s390_unwind_pseudo_register (this_frame, regnum);
2320 }
2321
2322 /* Normal stack frames. */
2323
2324 struct s390_unwind_cache {
2325
2326 CORE_ADDR func;
2327 CORE_ADDR frame_base;
2328 CORE_ADDR local_base;
2329
2330 struct trad_frame_saved_reg *saved_regs;
2331 };
2332
2333 /* Unwind THIS_FRAME and write the information into unwind cache INFO using
2334 prologue analysis. Helper for s390_frame_unwind_cache. */
2335
2336 static int
2337 s390_prologue_frame_unwind_cache (struct frame_info *this_frame,
2338 struct s390_unwind_cache *info)
2339 {
2340 struct gdbarch *gdbarch = get_frame_arch (this_frame);
2341 int word_size = gdbarch_ptr_bit (gdbarch) / 8;
2342 struct s390_prologue_data data;
2343 pv_t *fp = &data.gpr[S390_FRAME_REGNUM - S390_R0_REGNUM];
2344 pv_t *sp = &data.gpr[S390_SP_REGNUM - S390_R0_REGNUM];
2345 int i;
2346 CORE_ADDR cfa;
2347 CORE_ADDR func;
2348 CORE_ADDR result;
2349 ULONGEST reg;
2350 CORE_ADDR prev_sp;
2351 int frame_pointer;
2352 int size;
2353 struct frame_info *next_frame;
2354
2355 /* Try to find the function start address. If we can't find it, we don't
2356 bother searching for it -- with modern compilers this would be mostly
2357 pointless anyway. Trust that we'll either have valid DWARF-2 CFI data
2358 or else a valid backchain ... */
2359 if (!get_frame_func_if_available (this_frame, &info->func))
2360 {
2361 info->func = -1;
2362 return 0;
2363 }
2364 func = info->func;
2365
2366 /* Try to analyze the prologue. */
2367 result = s390_analyze_prologue (gdbarch, func,
2368 get_frame_pc (this_frame), &data);
2369 if (!result)
2370 return 0;
2371
2372 /* If this was successful, we should have found the instruction that
2373 sets the stack pointer register to the previous value of the stack
2374 pointer minus the frame size. */
2375 if (!pv_is_register (*sp, S390_SP_REGNUM))
2376 return 0;
2377
2378 /* A frame size of zero at this point can mean either a real
2379 frameless function, or else a failure to find the prologue.
2380 Perform some sanity checks to verify we really have a
2381 frameless function. */
2382 if (sp->k == 0)
2383 {
2384 /* If the next frame is a NORMAL_FRAME, this frame *cannot* have frame
2385 size zero. This is only possible if the next frame is a sentinel
2386 frame, a dummy frame, or a signal trampoline frame. */
2387 /* FIXME: cagney/2004-05-01: This sanity check shouldn't be
2388 needed, instead the code should simpliy rely on its
2389 analysis. */
2390 next_frame = get_next_frame (this_frame);
2391 while (next_frame && get_frame_type (next_frame) == INLINE_FRAME)
2392 next_frame = get_next_frame (next_frame);
2393 if (next_frame
2394 && get_frame_type (get_next_frame (this_frame)) == NORMAL_FRAME)
2395 return 0;
2396
2397 /* If we really have a frameless function, %r14 must be valid
2398 -- in particular, it must point to a different function. */
2399 reg = get_frame_register_unsigned (this_frame, S390_RETADDR_REGNUM);
2400 reg = gdbarch_addr_bits_remove (gdbarch, reg) - 1;
2401 if (get_pc_function_start (reg) == func)
2402 {
2403 /* However, there is one case where it *is* valid for %r14
2404 to point to the same function -- if this is a recursive
2405 call, and we have stopped in the prologue *before* the
2406 stack frame was allocated.
2407
2408 Recognize this case by looking ahead a bit ... */
2409
2410 struct s390_prologue_data data2;
2411 pv_t *sp2 = &data2.gpr[S390_SP_REGNUM - S390_R0_REGNUM];
2412
2413 if (!(s390_analyze_prologue (gdbarch, func, (CORE_ADDR)-1, &data2)
2414 && pv_is_register (*sp2, S390_SP_REGNUM)
2415 && sp2->k != 0))
2416 return 0;
2417 }
2418 }
2419
2420 /* OK, we've found valid prologue data. */
2421 size = -sp->k;
2422
2423 /* If the frame pointer originally also holds the same value
2424 as the stack pointer, we're probably using it. If it holds
2425 some other value -- even a constant offset -- it is most
2426 likely used as temp register. */
2427 if (pv_is_identical (*sp, *fp))
2428 frame_pointer = S390_FRAME_REGNUM;
2429 else
2430 frame_pointer = S390_SP_REGNUM;
2431
2432 /* If we've detected a function with stack frame, we'll still have to
2433 treat it as frameless if we're currently within the function epilog
2434 code at a point where the frame pointer has already been restored.
2435 This can only happen in an innermost frame. */
2436 /* FIXME: cagney/2004-05-01: This sanity check shouldn't be needed,
2437 instead the code should simpliy rely on its analysis. */
2438 next_frame = get_next_frame (this_frame);
2439 while (next_frame && get_frame_type (next_frame) == INLINE_FRAME)
2440 next_frame = get_next_frame (next_frame);
2441 if (size > 0
2442 && (next_frame == NULL
2443 || get_frame_type (get_next_frame (this_frame)) != NORMAL_FRAME))
2444 {
2445 /* See the comment in s390_stack_frame_destroyed_p on why this is
2446 not completely reliable ... */
2447 if (s390_stack_frame_destroyed_p (gdbarch, get_frame_pc (this_frame)))
2448 {
2449 memset (&data, 0, sizeof (data));
2450 size = 0;
2451 frame_pointer = S390_SP_REGNUM;
2452 }
2453 }
2454
2455 /* Once we know the frame register and the frame size, we can unwind
2456 the current value of the frame register from the next frame, and
2457 add back the frame size to arrive that the previous frame's
2458 stack pointer value. */
2459 prev_sp = get_frame_register_unsigned (this_frame, frame_pointer) + size;
2460 cfa = prev_sp + 16*word_size + 32;
2461
2462 /* Set up ABI call-saved/call-clobbered registers. */
2463 for (i = 0; i < S390_NUM_REGS; i++)
2464 if (!s390_register_call_saved (gdbarch, i))
2465 trad_frame_set_unknown (info->saved_regs, i);
2466
2467 /* CC is always call-clobbered. */
2468 trad_frame_set_unknown (info->saved_regs, S390_PSWM_REGNUM);
2469
2470 /* Record the addresses of all register spill slots the prologue parser
2471 has recognized. Consider only registers defined as call-saved by the
2472 ABI; for call-clobbered registers the parser may have recognized
2473 spurious stores. */
2474
2475 for (i = 0; i < 16; i++)
2476 if (s390_register_call_saved (gdbarch, S390_R0_REGNUM + i)
2477 && data.gpr_slot[i] != 0)
2478 info->saved_regs[S390_R0_REGNUM + i].addr = cfa - data.gpr_slot[i];
2479
2480 for (i = 0; i < 16; i++)
2481 if (s390_register_call_saved (gdbarch, S390_F0_REGNUM + i)
2482 && data.fpr_slot[i] != 0)
2483 info->saved_regs[S390_F0_REGNUM + i].addr = cfa - data.fpr_slot[i];
2484
2485 /* Function return will set PC to %r14. */
2486 info->saved_regs[S390_PSWA_REGNUM] = info->saved_regs[S390_RETADDR_REGNUM];
2487
2488 /* In frameless functions, we unwind simply by moving the return
2489 address to the PC. However, if we actually stored to the
2490 save area, use that -- we might only think the function frameless
2491 because we're in the middle of the prologue ... */
2492 if (size == 0
2493 && !trad_frame_addr_p (info->saved_regs, S390_PSWA_REGNUM))
2494 {
2495 info->saved_regs[S390_PSWA_REGNUM].realreg = S390_RETADDR_REGNUM;
2496 }
2497
2498 /* Another sanity check: unless this is a frameless function,
2499 we should have found spill slots for SP and PC.
2500 If not, we cannot unwind further -- this happens e.g. in
2501 libc's thread_start routine. */
2502 if (size > 0)
2503 {
2504 if (!trad_frame_addr_p (info->saved_regs, S390_SP_REGNUM)
2505 || !trad_frame_addr_p (info->saved_regs, S390_PSWA_REGNUM))
2506 prev_sp = -1;
2507 }
2508
2509 /* We use the current value of the frame register as local_base,
2510 and the top of the register save area as frame_base. */
2511 if (prev_sp != -1)
2512 {
2513 info->frame_base = prev_sp + 16*word_size + 32;
2514 info->local_base = prev_sp - size;
2515 }
2516
2517 return 1;
2518 }
2519
2520 /* Unwind THIS_FRAME and write the information into unwind cache INFO using
2521 back chain unwinding. Helper for s390_frame_unwind_cache. */
2522
2523 static void
2524 s390_backchain_frame_unwind_cache (struct frame_info *this_frame,
2525 struct s390_unwind_cache *info)
2526 {
2527 struct gdbarch *gdbarch = get_frame_arch (this_frame);
2528 int word_size = gdbarch_ptr_bit (gdbarch) / 8;
2529 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
2530 CORE_ADDR backchain;
2531 ULONGEST reg;
2532 LONGEST sp, tmp;
2533 int i;
2534
2535 /* Set up ABI call-saved/call-clobbered registers. */
2536 for (i = 0; i < S390_NUM_REGS; i++)
2537 if (!s390_register_call_saved (gdbarch, i))
2538 trad_frame_set_unknown (info->saved_regs, i);
2539
2540 /* CC is always call-clobbered. */
2541 trad_frame_set_unknown (info->saved_regs, S390_PSWM_REGNUM);
2542
2543 /* Get the backchain. */
2544 reg = get_frame_register_unsigned (this_frame, S390_SP_REGNUM);
2545 if (!safe_read_memory_integer (reg, word_size, byte_order, &tmp))
2546 tmp = 0;
2547 backchain = (CORE_ADDR) tmp;
2548
2549 /* A zero backchain terminates the frame chain. As additional
2550 sanity check, let's verify that the spill slot for SP in the
2551 save area pointed to by the backchain in fact links back to
2552 the save area. */
2553 if (backchain != 0
2554 && safe_read_memory_integer (backchain + 15*word_size,
2555 word_size, byte_order, &sp)
2556 && (CORE_ADDR)sp == backchain)
2557 {
2558 /* We don't know which registers were saved, but it will have
2559 to be at least %r14 and %r15. This will allow us to continue
2560 unwinding, but other prev-frame registers may be incorrect ... */
2561 info->saved_regs[S390_SP_REGNUM].addr = backchain + 15*word_size;
2562 info->saved_regs[S390_RETADDR_REGNUM].addr = backchain + 14*word_size;
2563
2564 /* Function return will set PC to %r14. */
2565 info->saved_regs[S390_PSWA_REGNUM]
2566 = info->saved_regs[S390_RETADDR_REGNUM];
2567
2568 /* We use the current value of the frame register as local_base,
2569 and the top of the register save area as frame_base. */
2570 info->frame_base = backchain + 16*word_size + 32;
2571 info->local_base = reg;
2572 }
2573
2574 info->func = get_frame_pc (this_frame);
2575 }
2576
2577 /* Unwind THIS_FRAME and return the corresponding unwind cache for
2578 s390_frame_unwind and s390_frame_base. */
2579
2580 static struct s390_unwind_cache *
2581 s390_frame_unwind_cache (struct frame_info *this_frame,
2582 void **this_prologue_cache)
2583 {
2584 struct s390_unwind_cache *info;
2585
2586 if (*this_prologue_cache)
2587 return (struct s390_unwind_cache *) *this_prologue_cache;
2588
2589 info = FRAME_OBSTACK_ZALLOC (struct s390_unwind_cache);
2590 *this_prologue_cache = info;
2591 info->saved_regs = trad_frame_alloc_saved_regs (this_frame);
2592 info->func = -1;
2593 info->frame_base = -1;
2594 info->local_base = -1;
2595
2596 try
2597 {
2598 /* Try to use prologue analysis to fill the unwind cache.
2599 If this fails, fall back to reading the stack backchain. */
2600 if (!s390_prologue_frame_unwind_cache (this_frame, info))
2601 s390_backchain_frame_unwind_cache (this_frame, info);
2602 }
2603 catch (const gdb_exception_error &ex)
2604 {
2605 if (ex.error != NOT_AVAILABLE_ERROR)
2606 throw;
2607 }
2608
2609 return info;
2610 }
2611
2612 /* Implement this_id frame_unwind method for s390_frame_unwind. */
2613
2614 static void
2615 s390_frame_this_id (struct frame_info *this_frame,
2616 void **this_prologue_cache,
2617 struct frame_id *this_id)
2618 {
2619 struct s390_unwind_cache *info
2620 = s390_frame_unwind_cache (this_frame, this_prologue_cache);
2621
2622 if (info->frame_base == -1)
2623 {
2624 if (info->func != -1)
2625 *this_id = frame_id_build_unavailable_stack (info->func);
2626 return;
2627 }
2628
2629 *this_id = frame_id_build (info->frame_base, info->func);
2630 }
2631
2632 /* Implement prev_register frame_unwind method for s390_frame_unwind. */
2633
2634 static struct value *
2635 s390_frame_prev_register (struct frame_info *this_frame,
2636 void **this_prologue_cache, int regnum)
2637 {
2638 struct s390_unwind_cache *info
2639 = s390_frame_unwind_cache (this_frame, this_prologue_cache);
2640
2641 return s390_trad_frame_prev_register (this_frame, info->saved_regs, regnum);
2642 }
2643
2644 /* Default S390 frame unwinder. */
2645
2646 static const struct frame_unwind s390_frame_unwind = {
2647 NORMAL_FRAME,
2648 default_frame_unwind_stop_reason,
2649 s390_frame_this_id,
2650 s390_frame_prev_register,
2651 NULL,
2652 default_frame_sniffer
2653 };
2654
2655 /* Code stubs and their stack frames. For things like PLTs and NULL
2656 function calls (where there is no true frame and the return address
2657 is in the RETADDR register). */
2658
2659 struct s390_stub_unwind_cache
2660 {
2661 CORE_ADDR frame_base;
2662 struct trad_frame_saved_reg *saved_regs;
2663 };
2664
2665 /* Unwind THIS_FRAME and return the corresponding unwind cache for
2666 s390_stub_frame_unwind. */
2667
2668 static struct s390_stub_unwind_cache *
2669 s390_stub_frame_unwind_cache (struct frame_info *this_frame,
2670 void **this_prologue_cache)
2671 {
2672 struct gdbarch *gdbarch = get_frame_arch (this_frame);
2673 int word_size = gdbarch_ptr_bit (gdbarch) / 8;
2674 struct s390_stub_unwind_cache *info;
2675 ULONGEST reg;
2676
2677 if (*this_prologue_cache)
2678 return (struct s390_stub_unwind_cache *) *this_prologue_cache;
2679
2680 info = FRAME_OBSTACK_ZALLOC (struct s390_stub_unwind_cache);
2681 *this_prologue_cache = info;
2682 info->saved_regs = trad_frame_alloc_saved_regs (this_frame);
2683
2684 /* The return address is in register %r14. */
2685 info->saved_regs[S390_PSWA_REGNUM].realreg = S390_RETADDR_REGNUM;
2686
2687 /* Retrieve stack pointer and determine our frame base. */
2688 reg = get_frame_register_unsigned (this_frame, S390_SP_REGNUM);
2689 info->frame_base = reg + 16*word_size + 32;
2690
2691 return info;
2692 }
2693
2694 /* Implement this_id frame_unwind method for s390_stub_frame_unwind. */
2695
2696 static void
2697 s390_stub_frame_this_id (struct frame_info *this_frame,
2698 void **this_prologue_cache,
2699 struct frame_id *this_id)
2700 {
2701 struct s390_stub_unwind_cache *info
2702 = s390_stub_frame_unwind_cache (this_frame, this_prologue_cache);
2703 *this_id = frame_id_build (info->frame_base, get_frame_pc (this_frame));
2704 }
2705
2706 /* Implement prev_register frame_unwind method for s390_stub_frame_unwind. */
2707
2708 static struct value *
2709 s390_stub_frame_prev_register (struct frame_info *this_frame,
2710 void **this_prologue_cache, int regnum)
2711 {
2712 struct s390_stub_unwind_cache *info
2713 = s390_stub_frame_unwind_cache (this_frame, this_prologue_cache);
2714 return s390_trad_frame_prev_register (this_frame, info->saved_regs, regnum);
2715 }
2716
2717 /* Implement sniffer frame_unwind method for s390_stub_frame_unwind. */
2718
2719 static int
2720 s390_stub_frame_sniffer (const struct frame_unwind *self,
2721 struct frame_info *this_frame,
2722 void **this_prologue_cache)
2723 {
2724 CORE_ADDR addr_in_block;
2725 bfd_byte insn[S390_MAX_INSTR_SIZE];
2726
2727 /* If the current PC points to non-readable memory, we assume we
2728 have trapped due to an invalid function pointer call. We handle
2729 the non-existing current function like a PLT stub. */
2730 addr_in_block = get_frame_address_in_block (this_frame);
2731 if (in_plt_section (addr_in_block)
2732 || s390_readinstruction (insn, get_frame_pc (this_frame)) < 0)
2733 return 1;
2734 return 0;
2735 }
2736
2737 /* S390 stub frame unwinder. */
2738
2739 static const struct frame_unwind s390_stub_frame_unwind = {
2740 NORMAL_FRAME,
2741 default_frame_unwind_stop_reason,
2742 s390_stub_frame_this_id,
2743 s390_stub_frame_prev_register,
2744 NULL,
2745 s390_stub_frame_sniffer
2746 };
2747
2748 /* Frame base handling. */
2749
2750 static CORE_ADDR
2751 s390_frame_base_address (struct frame_info *this_frame, void **this_cache)
2752 {
2753 struct s390_unwind_cache *info
2754 = s390_frame_unwind_cache (this_frame, this_cache);
2755 return info->frame_base;
2756 }
2757
2758 static CORE_ADDR
2759 s390_local_base_address (struct frame_info *this_frame, void **this_cache)
2760 {
2761 struct s390_unwind_cache *info
2762 = s390_frame_unwind_cache (this_frame, this_cache);
2763 return info->local_base;
2764 }
2765
2766 static const struct frame_base s390_frame_base = {
2767 &s390_frame_unwind,
2768 s390_frame_base_address,
2769 s390_local_base_address,
2770 s390_local_base_address
2771 };
2772
2773 /* Process record-replay */
2774
2775 /* Takes the intermediate sum of address calculations and masks off upper
2776 bits according to current addressing mode. */
2777
2778 static CORE_ADDR
2779 s390_record_address_mask (struct gdbarch *gdbarch, struct regcache *regcache,
2780 CORE_ADDR val)
2781 {
2782 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2783 ULONGEST pswm, pswa;
2784 int am;
2785 if (tdep->abi == ABI_LINUX_S390)
2786 {
2787 regcache_raw_read_unsigned (regcache, S390_PSWA_REGNUM, &pswa);
2788 am = pswa >> 31 & 1;
2789 }
2790 else
2791 {
2792 regcache_raw_read_unsigned (regcache, S390_PSWM_REGNUM, &pswm);
2793 am = pswm >> 31 & 3;
2794 }
2795 switch (am)
2796 {
2797 case 0:
2798 return val & 0xffffff;
2799 case 1:
2800 return val & 0x7fffffff;
2801 case 3:
2802 return val;
2803 default:
2804 fprintf_unfiltered (gdb_stdlog, "Warning: Addressing mode %d used.", am);
2805 return 0;
2806 }
2807 }
2808
2809 /* Calculates memory address using pre-calculated index, raw instruction word
2810 with b and d/dl fields, and raw instruction byte with dh field. Index and
2811 dh should be set to 0 if unused. */
2812
2813 static CORE_ADDR
2814 s390_record_calc_disp_common (struct gdbarch *gdbarch, struct regcache *regcache,
2815 ULONGEST x, uint16_t bd, int8_t dh)
2816 {
2817 uint8_t rb = bd >> 12 & 0xf;
2818 int32_t d = (bd & 0xfff) | ((int32_t)dh << 12);
2819 ULONGEST b;
2820 CORE_ADDR res = d + x;
2821 if (rb)
2822 {
2823 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + rb, &b);
2824 res += b;
2825 }
2826 return s390_record_address_mask (gdbarch, regcache, res);
2827 }
2828
2829 /* Calculates memory address using raw x, b + d/dl, dh fields from
2830 instruction. rx and dh should be set to 0 if unused. */
2831
2832 static CORE_ADDR
2833 s390_record_calc_disp (struct gdbarch *gdbarch, struct regcache *regcache,
2834 uint8_t rx, uint16_t bd, int8_t dh)
2835 {
2836 ULONGEST x = 0;
2837 if (rx)
2838 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + rx, &x);
2839 return s390_record_calc_disp_common (gdbarch, regcache, x, bd, dh);
2840 }
2841
2842 /* Calculates memory address for VSCE[GF] instructions. */
2843
2844 static int
2845 s390_record_calc_disp_vsce (struct gdbarch *gdbarch, struct regcache *regcache,
2846 uint8_t vx, uint8_t el, uint8_t es, uint16_t bd,
2847 int8_t dh, CORE_ADDR *res)
2848 {
2849 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2850 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
2851 ULONGEST x;
2852 gdb_byte buf[16];
2853 if (tdep->v0_full_regnum == -1 || el * es >= 16)
2854 return -1;
2855 if (vx < 16)
2856 regcache->cooked_read (tdep->v0_full_regnum + vx, buf);
2857 else
2858 regcache->raw_read (S390_V16_REGNUM + vx - 16, buf);
2859 x = extract_unsigned_integer (buf + el * es, es, byte_order);
2860 *res = s390_record_calc_disp_common (gdbarch, regcache, x, bd, dh);
2861 return 0;
2862 }
2863
2864 /* Calculates memory address for instructions with relative long addressing. */
2865
2866 static CORE_ADDR
2867 s390_record_calc_rl (struct gdbarch *gdbarch, struct regcache *regcache,
2868 CORE_ADDR addr, uint16_t i1, uint16_t i2)
2869 {
2870 int32_t ri = i1 << 16 | i2;
2871 return s390_record_address_mask (gdbarch, regcache, addr + (LONGEST)ri * 2);
2872 }
2873
2874 /* Population count helper. */
2875
2876 static int s390_popcnt (unsigned int x) {
2877 int res = 0;
2878 while (x)
2879 {
2880 if (x & 1)
2881 res++;
2882 x >>= 1;
2883 }
2884 return res;
2885 }
2886
2887 /* Record 64-bit register. */
2888
2889 static int
2890 s390_record_gpr_g (struct gdbarch *gdbarch, struct regcache *regcache, int i)
2891 {
2892 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2893 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + i))
2894 return -1;
2895 if (tdep->abi == ABI_LINUX_S390)
2896 if (record_full_arch_list_add_reg (regcache, S390_R0_UPPER_REGNUM + i))
2897 return -1;
2898 return 0;
2899 }
2900
2901 /* Record high 32 bits of a register. */
2902
2903 static int
2904 s390_record_gpr_h (struct gdbarch *gdbarch, struct regcache *regcache, int i)
2905 {
2906 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2907 if (tdep->abi == ABI_LINUX_S390)
2908 {
2909 if (record_full_arch_list_add_reg (regcache, S390_R0_UPPER_REGNUM + i))
2910 return -1;
2911 }
2912 else
2913 {
2914 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + i))
2915 return -1;
2916 }
2917 return 0;
2918 }
2919
2920 /* Record vector register. */
2921
2922 static int
2923 s390_record_vr (struct gdbarch *gdbarch, struct regcache *regcache, int i)
2924 {
2925 if (i < 16)
2926 {
2927 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + i))
2928 return -1;
2929 if (record_full_arch_list_add_reg (regcache, S390_V0_LOWER_REGNUM + i))
2930 return -1;
2931 }
2932 else
2933 {
2934 if (record_full_arch_list_add_reg (regcache, S390_V16_REGNUM + i - 16))
2935 return -1;
2936 }
2937 return 0;
2938 }
2939
2940 /* Implement process_record gdbarch method. */
2941
2942 static int
2943 s390_process_record (struct gdbarch *gdbarch, struct regcache *regcache,
2944 CORE_ADDR addr)
2945 {
2946 struct gdbarch_tdep *tdep = gdbarch_tdep (gdbarch);
2947 uint16_t insn[3] = {0};
2948 /* Instruction as bytes. */
2949 uint8_t ibyte[6];
2950 /* Instruction as nibbles. */
2951 uint8_t inib[12];
2952 /* Instruction vector registers. */
2953 uint8_t ivec[4];
2954 CORE_ADDR oaddr, oaddr2, oaddr3;
2955 ULONGEST tmp;
2956 int i, n;
2957 /* if EX/EXRL instruction used, here's the reg parameter */
2958 int ex = -1;
2959 enum bfd_endian byte_order = gdbarch_byte_order (gdbarch);
2960
2961 /* Attempting to use EX or EXRL jumps back here */
2962 ex:
2963
2964 /* Read instruction. */
2965 insn[0] = read_memory_unsigned_integer (addr, 2, byte_order);
2966 /* If execute was involved, do the adjustment. */
2967 if (ex != -1)
2968 insn[0] |= ex & 0xff;
2969 /* Two highest bits determine instruction size. */
2970 if (insn[0] >= 0x4000)
2971 insn[1] = read_memory_unsigned_integer (addr+2, 2, byte_order);
2972 else
2973 /* Not necessary, but avoids uninitialized variable warnings. */
2974 insn[1] = 0;
2975 if (insn[0] >= 0xc000)
2976 insn[2] = read_memory_unsigned_integer (addr+4, 2, byte_order);
2977 else
2978 insn[2] = 0;
2979 /* Split instruction into bytes and nibbles. */
2980 for (i = 0; i < 3; i++)
2981 {
2982 ibyte[i*2] = insn[i] >> 8 & 0xff;
2983 ibyte[i*2+1] = insn[i] & 0xff;
2984 }
2985 for (i = 0; i < 6; i++)
2986 {
2987 inib[i*2] = ibyte[i] >> 4 & 0xf;
2988 inib[i*2+1] = ibyte[i] & 0xf;
2989 }
2990 /* Compute vector registers, if applicable. */
2991 ivec[0] = (inib[9] >> 3 & 1) << 4 | inib[2];
2992 ivec[1] = (inib[9] >> 2 & 1) << 4 | inib[3];
2993 ivec[2] = (inib[9] >> 1 & 1) << 4 | inib[4];
2994 ivec[3] = (inib[9] >> 0 & 1) << 4 | inib[8];
2995
2996 switch (ibyte[0])
2997 {
2998 /* 0x00 undefined */
2999
3000 case 0x01:
3001 /* E-format instruction */
3002 switch (ibyte[1])
3003 {
3004 /* 0x00 undefined */
3005 /* 0x01 unsupported: PR - program return */
3006 /* 0x02 unsupported: UPT */
3007 /* 0x03 undefined */
3008 /* 0x04 privileged: PTFF - perform timing facility function */
3009 /* 0x05-0x06 undefined */
3010 /* 0x07 privileged: SCKPF - set clock programmable field */
3011 /* 0x08-0x09 undefined */
3012
3013 case 0x0a: /* PFPO - perform floating point operation */
3014 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
3015 if (!(tmp & 0x80000000u))
3016 {
3017 uint8_t ofc = tmp >> 16 & 0xff;
3018 switch (ofc)
3019 {
3020 case 0x00: /* HFP32 */
3021 case 0x01: /* HFP64 */
3022 case 0x05: /* BFP32 */
3023 case 0x06: /* BFP64 */
3024 case 0x08: /* DFP32 */
3025 case 0x09: /* DFP64 */
3026 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM))
3027 return -1;
3028 break;
3029 case 0x02: /* HFP128 */
3030 case 0x07: /* BFP128 */
3031 case 0x0a: /* DFP128 */
3032 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM))
3033 return -1;
3034 if (record_full_arch_list_add_reg (regcache, S390_F2_REGNUM))
3035 return -1;
3036 break;
3037 default:
3038 fprintf_unfiltered (gdb_stdlog, "Warning: Unknown PFPO OFC %02x at %s.\n",
3039 ofc, paddress (gdbarch, addr));
3040 return -1;
3041 }
3042
3043 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
3044 return -1;
3045 }
3046 if (record_full_arch_list_add_reg (regcache, S390_R1_REGNUM))
3047 return -1;
3048 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3049 return -1;
3050 break;
3051
3052 case 0x0b: /* TAM - test address mode */
3053 case 0x0c: /* SAM24 - set address mode 24 */
3054 case 0x0d: /* SAM31 - set address mode 31 */
3055 case 0x0e: /* SAM64 - set address mode 64 */
3056 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3057 return -1;
3058 break;
3059
3060 /* 0x0f-0xfe undefined */
3061
3062 /* 0xff unsupported: TRAP */
3063
3064 default:
3065 goto UNKNOWN_OP;
3066 }
3067 break;
3068
3069 /* 0x02 undefined */
3070 /* 0x03 undefined */
3071
3072 case 0x04: /* SPM - set program mask */
3073 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3074 return -1;
3075 break;
3076
3077 case 0x05: /* BALR - branch and link */
3078 case 0x45: /* BAL - branch and link */
3079 case 0x06: /* BCTR - branch on count */
3080 case 0x46: /* BCT - branch on count */
3081 case 0x0d: /* BASR - branch and save */
3082 case 0x4d: /* BAS - branch and save */
3083 case 0x84: /* BRXH - branch relative on index high */
3084 case 0x85: /* BRXLE - branch relative on index low or equal */
3085 case 0x86: /* BXH - branch on index high */
3086 case 0x87: /* BXLE - branch on index low or equal */
3087 /* BA[SL]* use native-size destination for linkage info, BCT*, BRX*, BX*
3088 use 32-bit destination as counter. */
3089 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3090 return -1;
3091 break;
3092
3093 case 0x07: /* BCR - branch on condition */
3094 case 0x47: /* BC - branch on condition */
3095 /* No effect other than PC transfer. */
3096 break;
3097
3098 /* 0x08 undefined */
3099 /* 0x09 undefined */
3100
3101 case 0x0a:
3102 /* SVC - supervisor call */
3103 if (tdep->s390_syscall_record != NULL)
3104 {
3105 if (tdep->s390_syscall_record (regcache, ibyte[1]))
3106 return -1;
3107 }
3108 else
3109 {
3110 printf_unfiltered (_("no syscall record support\n"));
3111 return -1;
3112 }
3113 break;
3114
3115 case 0x0b: /* BSM - branch and set mode */
3116 if (inib[2])
3117 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3118 return -1;
3119 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3120 return -1;
3121 break;
3122
3123 case 0x0c: /* BASSM - branch and save and set mode */
3124 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3125 return -1;
3126 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3127 return -1;
3128 break;
3129
3130 case 0x0e: /* MVCL - move long [interruptible] */
3131 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[2], &tmp);
3132 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
3133 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[2] | 1), &tmp);
3134 tmp &= 0xffffff;
3135 if (record_full_arch_list_add_mem (oaddr, tmp))
3136 return -1;
3137 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3138 return -1;
3139 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
3140 return -1;
3141 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
3142 return -1;
3143 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[3] | 1)))
3144 return -1;
3145 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3146 return -1;
3147 break;
3148
3149 case 0x0f: /* CLCL - compare logical long [interruptible] */
3150 case 0xa9: /* CLCLE - compare logical long extended [partial] */
3151 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3152 return -1;
3153 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
3154 return -1;
3155 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
3156 return -1;
3157 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[3] | 1)))
3158 return -1;
3159 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3160 return -1;
3161 break;
3162
3163 case 0x10: /* LPR - load positive */
3164 case 0x11: /* LNR - load negative */
3165 case 0x12: /* LTR - load and test */
3166 case 0x13: /* LCR - load complement */
3167 case 0x14: /* NR - and */
3168 case 0x16: /* OR - or */
3169 case 0x17: /* XR - xor */
3170 case 0x1a: /* AR - add */
3171 case 0x1b: /* SR - subtract */
3172 case 0x1e: /* ALR - add logical */
3173 case 0x1f: /* SLR - subtract logical */
3174 case 0x54: /* N - and */
3175 case 0x56: /* O - or */
3176 case 0x57: /* X - xor */
3177 case 0x5a: /* A - add */
3178 case 0x5b: /* S - subtract */
3179 case 0x5e: /* AL - add logical */
3180 case 0x5f: /* SL - subtract logical */
3181 case 0x4a: /* AH - add halfword */
3182 case 0x4b: /* SH - subtract halfword */
3183 case 0x8a: /* SRA - shift right single */
3184 case 0x8b: /* SLA - shift left single */
3185 case 0xbf: /* ICM - insert characters under mask */
3186 /* 32-bit destination + flags */
3187 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3188 return -1;
3189 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3190 return -1;
3191 break;
3192
3193 case 0x15: /* CLR - compare logical */
3194 case 0x55: /* CL - compare logical */
3195 case 0x19: /* CR - compare */
3196 case 0x29: /* CDR - compare */
3197 case 0x39: /* CER - compare */
3198 case 0x49: /* CH - compare halfword */
3199 case 0x59: /* C - compare */
3200 case 0x69: /* CD - compare */
3201 case 0x79: /* CE - compare */
3202 case 0x91: /* TM - test under mask */
3203 case 0x95: /* CLI - compare logical */
3204 case 0xbd: /* CLM - compare logical under mask */
3205 case 0xd5: /* CLC - compare logical */
3206 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3207 return -1;
3208 break;
3209
3210 case 0x18: /* LR - load */
3211 case 0x48: /* LH - load halfword */
3212 case 0x58: /* L - load */
3213 case 0x41: /* LA - load address */
3214 case 0x43: /* IC - insert character */
3215 case 0x4c: /* MH - multiply halfword */
3216 case 0x71: /* MS - multiply single */
3217 case 0x88: /* SRL - shift right single logical */
3218 case 0x89: /* SLL - shift left single logical */
3219 /* 32-bit, 8-bit (IC), or native width (LA) destination, no flags */
3220 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3221 return -1;
3222 break;
3223
3224 case 0x1c: /* MR - multiply */
3225 case 0x5c: /* M - multiply */
3226 case 0x1d: /* DR - divide */
3227 case 0x5d: /* D - divide */
3228 case 0x8c: /* SRDL - shift right double logical */
3229 case 0x8d: /* SLDL - shift left double logical */
3230 /* 32-bit pair destination, no flags */
3231 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3232 return -1;
3233 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
3234 return -1;
3235 break;
3236
3237 case 0x20: /* LPDR - load positive */
3238 case 0x30: /* LPER - load positive */
3239 case 0x21: /* LNDR - load negative */
3240 case 0x31: /* LNER - load negative */
3241 case 0x22: /* LTDR - load and test */
3242 case 0x32: /* LTER - load and test */
3243 case 0x23: /* LCDR - load complement */
3244 case 0x33: /* LCER - load complement */
3245 case 0x2a: /* ADR - add */
3246 case 0x3a: /* AER - add */
3247 case 0x6a: /* AD - add */
3248 case 0x7a: /* AE - add */
3249 case 0x2b: /* SDR - subtract */
3250 case 0x3b: /* SER - subtract */
3251 case 0x6b: /* SD - subtract */
3252 case 0x7b: /* SE - subtract */
3253 case 0x2e: /* AWR - add unnormalized */
3254 case 0x3e: /* AUR - add unnormalized */
3255 case 0x6e: /* AW - add unnormalized */
3256 case 0x7e: /* AU - add unnormalized */
3257 case 0x2f: /* SWR - subtract unnormalized */
3258 case 0x3f: /* SUR - subtract unnormalized */
3259 case 0x6f: /* SW - subtract unnormalized */
3260 case 0x7f: /* SU - subtract unnormalized */
3261 /* float destination + flags */
3262 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
3263 return -1;
3264 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3265 return -1;
3266 break;
3267
3268 case 0x24: /* HDR - halve */
3269 case 0x34: /* HER - halve */
3270 case 0x25: /* LDXR - load rounded */
3271 case 0x35: /* LEDR - load rounded */
3272 case 0x28: /* LDR - load */
3273 case 0x38: /* LER - load */
3274 case 0x68: /* LD - load */
3275 case 0x78: /* LE - load */
3276 case 0x2c: /* MDR - multiply */
3277 case 0x3c: /* MDER - multiply */
3278 case 0x6c: /* MD - multiply */
3279 case 0x7c: /* MDE - multiply */
3280 case 0x2d: /* DDR - divide */
3281 case 0x3d: /* DER - divide */
3282 case 0x6d: /* DD - divide */
3283 case 0x7d: /* DE - divide */
3284 /* float destination, no flags */
3285 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
3286 return -1;
3287 break;
3288
3289 case 0x26: /* MXR - multiply */
3290 case 0x27: /* MXDR - multiply */
3291 case 0x67: /* MXD - multiply */
3292 /* float pair destination, no flags */
3293 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
3294 return -1;
3295 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[2] | 2)))
3296 return -1;
3297 break;
3298
3299 case 0x36: /* AXR - add */
3300 case 0x37: /* SXR - subtract */
3301 /* float pair destination + flags */
3302 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
3303 return -1;
3304 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[2] | 2)))
3305 return -1;
3306 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3307 return -1;
3308 break;
3309
3310 case 0x40: /* STH - store halfword */
3311 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
3312 if (record_full_arch_list_add_mem (oaddr, 2))
3313 return -1;
3314 break;
3315
3316 case 0x42: /* STC - store character */
3317 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
3318 if (record_full_arch_list_add_mem (oaddr, 1))
3319 return -1;
3320 break;
3321
3322 case 0x44: /* EX - execute */
3323 if (ex != -1)
3324 {
3325 fprintf_unfiltered (gdb_stdlog, "Warning: Double execute at %s.\n",
3326 paddress (gdbarch, addr));
3327 return -1;
3328 }
3329 addr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
3330 if (inib[2])
3331 {
3332 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[2], &tmp);
3333 ex = tmp & 0xff;
3334 }
3335 else
3336 {
3337 ex = 0;
3338 }
3339 goto ex;
3340
3341 case 0x4e: /* CVD - convert to decimal */
3342 case 0x60: /* STD - store */
3343 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
3344 if (record_full_arch_list_add_mem (oaddr, 8))
3345 return -1;
3346 break;
3347
3348 case 0x4f: /* CVB - convert to binary */
3349 /* 32-bit gpr destination + FPC (DXC write) */
3350 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3351 return -1;
3352 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
3353 return -1;
3354 break;
3355
3356 case 0x50: /* ST - store */
3357 case 0x70: /* STE - store */
3358 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
3359 if (record_full_arch_list_add_mem (oaddr, 4))
3360 return -1;
3361 break;
3362
3363 case 0x51: /* LAE - load address extended */
3364 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3365 return -1;
3366 if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + inib[2]))
3367 return -1;
3368 break;
3369
3370 /* 0x52 undefined */
3371 /* 0x53 undefined */
3372
3373 /* 0x61-0x66 undefined */
3374
3375 /* 0x72-0x77 undefined */
3376
3377 /* 0x80 privileged: SSM - set system mask */
3378 /* 0x81 undefined */
3379 /* 0x82 privileged: LPSW - load PSW */
3380 /* 0x83 privileged: diagnose */
3381
3382 case 0x8e: /* SRDA - shift right double */
3383 case 0x8f: /* SLDA - shift left double */
3384 /* 32-bit pair destination + flags */
3385 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3386 return -1;
3387 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
3388 return -1;
3389 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3390 return -1;
3391 break;
3392
3393 case 0x90: /* STM - store multiple */
3394 case 0x9b: /* STAM - store access multiple */
3395 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
3396 if (inib[2] <= inib[3])
3397 n = inib[3] - inib[2] + 1;
3398 else
3399 n = inib[3] + 0x10 - inib[2] + 1;
3400 if (record_full_arch_list_add_mem (oaddr, n * 4))
3401 return -1;
3402 break;
3403
3404 case 0x92: /* MVI - move */
3405 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
3406 if (record_full_arch_list_add_mem (oaddr, 1))
3407 return -1;
3408 break;
3409
3410 case 0x93: /* TS - test and set */
3411 case 0x94: /* NI - and */
3412 case 0x96: /* OI - or */
3413 case 0x97: /* XI - xor */
3414 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
3415 if (record_full_arch_list_add_mem (oaddr, 1))
3416 return -1;
3417 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3418 return -1;
3419 break;
3420
3421 case 0x98: /* LM - load multiple */
3422 for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
3423 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + i))
3424 return -1;
3425 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
3426 return -1;
3427 break;
3428
3429 /* 0x99 privileged: TRACE */
3430
3431 case 0x9a: /* LAM - load access multiple */
3432 for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
3433 if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + i))
3434 return -1;
3435 if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + inib[3]))
3436 return -1;
3437 break;
3438
3439 /* 0x9c-0x9f privileged and obsolete (old I/O) */
3440 /* 0xa0-0xa4 undefined */
3441
3442 case 0xa5:
3443 case 0xa7:
3444 /* RI-format instruction */
3445 switch (ibyte[0] << 4 | inib[3])
3446 {
3447 case 0xa50: /* IIHH - insert immediate */
3448 case 0xa51: /* IIHL - insert immediate */
3449 /* high 32-bit destination */
3450 if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
3451 return -1;
3452 break;
3453
3454 case 0xa52: /* IILH - insert immediate */
3455 case 0xa53: /* IILL - insert immediate */
3456 case 0xa75: /* BRAS - branch relative and save */
3457 case 0xa76: /* BRCT - branch relative on count */
3458 case 0xa78: /* LHI - load halfword immediate */
3459 case 0xa7c: /* MHI - multiply halfword immediate */
3460 /* 32-bit or native destination */
3461 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3462 return -1;
3463 break;
3464
3465 case 0xa54: /* NIHH - and immediate */
3466 case 0xa55: /* NIHL - and immediate */
3467 case 0xa58: /* OIHH - or immediate */
3468 case 0xa59: /* OIHL - or immediate */
3469 /* high 32-bit destination + flags */
3470 if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
3471 return -1;
3472 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3473 return -1;
3474 break;
3475
3476 case 0xa56: /* NILH - and immediate */
3477 case 0xa57: /* NILL - and immediate */
3478 case 0xa5a: /* OILH - or immediate */
3479 case 0xa5b: /* OILL - or immediate */
3480 case 0xa7a: /* AHI - add halfword immediate */
3481 /* 32-bit destination + flags */
3482 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3483 return -1;
3484 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3485 return -1;
3486 break;
3487
3488 case 0xa5c: /* LLIHH - load logical immediate */
3489 case 0xa5d: /* LLIHL - load logical immediate */
3490 case 0xa5e: /* LLILH - load logical immediate */
3491 case 0xa5f: /* LLILL - load logical immediate */
3492 case 0xa77: /* BRCTG - branch relative on count */
3493 case 0xa79: /* LGHI - load halfword immediate */
3494 case 0xa7d: /* MGHI - multiply halfword immediate */
3495 /* 64-bit destination */
3496 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
3497 return -1;
3498 break;
3499
3500 case 0xa70: /* TMLH - test under mask */
3501 case 0xa71: /* TMLL - test under mask */
3502 case 0xa72: /* TMHH - test under mask */
3503 case 0xa73: /* TMHL - test under mask */
3504 case 0xa7e: /* CHI - compare halfword immediate */
3505 case 0xa7f: /* CGHI - compare halfword immediate */
3506 /* flags only */
3507 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3508 return -1;
3509 break;
3510
3511 case 0xa74: /* BRC - branch relative on condition */
3512 /* no register change */
3513 break;
3514
3515 case 0xa7b: /* AGHI - add halfword immediate */
3516 /* 64-bit destination + flags */
3517 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
3518 return -1;
3519 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3520 return -1;
3521 break;
3522
3523 default:
3524 goto UNKNOWN_OP;
3525 }
3526 break;
3527
3528 /* 0xa6 undefined */
3529
3530 case 0xa8: /* MVCLE - move long extended [partial] */
3531 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[2], &tmp);
3532 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
3533 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[2] | 1), &tmp);
3534 if (record_full_arch_list_add_mem (oaddr, tmp))
3535 return -1;
3536 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
3537 return -1;
3538 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
3539 return -1;
3540 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
3541 return -1;
3542 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[3] | 1)))
3543 return -1;
3544 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3545 return -1;
3546 break;
3547
3548 /* 0xaa-0xab undefined */
3549 /* 0xac privileged: STNSM - store then and system mask */
3550 /* 0xad privileged: STOSM - store then or system mask */
3551 /* 0xae privileged: SIGP - signal processor */
3552 /* 0xaf unsupported: MC - monitor call */
3553 /* 0xb0 undefined */
3554 /* 0xb1 privileged: LRA - load real address */
3555
3556 case 0xb2:
3557 case 0xb3:
3558 case 0xb9:
3559 /* S/RRD/RRE/RRF/IE-format instruction */
3560 switch (insn[0])
3561 {
3562 /* 0xb200-0xb204 undefined or privileged */
3563
3564 case 0xb205: /* STCK - store clock */
3565 case 0xb27c: /* STCKF - store clock fast */
3566 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
3567 if (record_full_arch_list_add_mem (oaddr, 8))
3568 return -1;
3569 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3570 return -1;
3571 break;
3572
3573 /* 0xb206-0xb219 undefined, privileged, or unsupported */
3574 /* 0xb21a unsupported: CFC */
3575 /* 0xb21b-0xb221 undefined or privileged */
3576
3577 case 0xb222: /* IPM - insert program mask */
3578 case 0xb24f: /* EAR - extract access */
3579 case 0xb252: /* MSR - multiply single */
3580 case 0xb2ec: /* ETND - extract transaction nesting depth */
3581 case 0xb38c: /* EFPC - extract fpc */
3582 case 0xb91f: /* LRVR - load reversed */
3583 case 0xb926: /* LBR - load byte */
3584 case 0xb927: /* LHR - load halfword */
3585 case 0xb994: /* LLCR - load logical character */
3586 case 0xb995: /* LLHR - load logical halfword */
3587 case 0xb9f2: /* LOCR - load on condition */
3588 /* 32-bit gpr destination */
3589 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
3590 return -1;
3591 break;
3592
3593 /* 0xb223-0xb22c privileged or unsupported */
3594
3595 case 0xb22d: /* DXR - divide */
3596 case 0xb325: /* LXDR - load lengthened */
3597 case 0xb326: /* LXER - load lengthened */
3598 case 0xb336: /* SQXR - square root */
3599 case 0xb365: /* LXR - load */
3600 case 0xb367: /* FIXR - load fp integer */
3601 case 0xb376: /* LZXR - load zero */
3602 case 0xb3b6: /* CXFR - convert from fixed */
3603 case 0xb3c6: /* CXGR - convert from fixed */
3604 case 0xb3fe: /* IEXTR - insert biased exponent */
3605 /* float pair destination */
3606 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
3607 return -1;
3608 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[6] | 2)))
3609 return -1;
3610 break;
3611
3612 /* 0xb22e-0xb240 undefined, privileged, or unsupported */
3613
3614 case 0xb241: /* CKSM - checksum [partial] */
3615 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
3616 return -1;
3617 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
3618 return -1;
3619 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
3620 return -1;
3621 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3622 return -1;
3623 break;
3624
3625 /* 0xb242-0xb243 undefined */
3626
3627 case 0xb244: /* SQDR - square root */
3628 case 0xb245: /* SQER - square root */
3629 case 0xb324: /* LDER - load lengthened */
3630 case 0xb337: /* MEER - multiply */
3631 case 0xb366: /* LEXR - load rounded */
3632 case 0xb370: /* LPDFR - load positive */
3633 case 0xb371: /* LNDFR - load negative */
3634 case 0xb372: /* CSDFR - copy sign */
3635 case 0xb373: /* LCDFR - load complement */
3636 case 0xb374: /* LZER - load zero */
3637 case 0xb375: /* LZDR - load zero */
3638 case 0xb377: /* FIER - load fp integer */
3639 case 0xb37f: /* FIDR - load fp integer */
3640 case 0xb3b4: /* CEFR - convert from fixed */
3641 case 0xb3b5: /* CDFR - convert from fixed */
3642 case 0xb3c1: /* LDGR - load fpr from gr */
3643 case 0xb3c4: /* CEGR - convert from fixed */
3644 case 0xb3c5: /* CDGR - convert from fixed */
3645 case 0xb3f6: /* IEDTR - insert biased exponent */
3646 /* float destination */
3647 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
3648 return -1;
3649 break;
3650
3651 /* 0xb246-0xb24c: privileged or unsupported */
3652
3653 case 0xb24d: /* CPYA - copy access */
3654 case 0xb24e: /* SAR - set access */
3655 if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + inib[6]))
3656 return -1;
3657 break;
3658
3659 /* 0xb250-0xb251 undefined or privileged */
3660 /* 0xb253-0xb254 undefined or privileged */
3661
3662 case 0xb255: /* MVST - move string [partial] */
3663 {
3664 uint8_t end;
3665 gdb_byte cur;
3666 ULONGEST num = 0;
3667 /* Read ending byte. */
3668 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
3669 end = tmp & 0xff;
3670 /* Get address of second operand. */
3671 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[7], &tmp);
3672 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
3673 /* Search for ending byte and compute length. */
3674 do {
3675 num++;
3676 if (target_read_memory (oaddr, &cur, 1))
3677 return -1;
3678 oaddr++;
3679 } while (cur != end);
3680 /* Get address of first operand and record it. */
3681 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
3682 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
3683 if (record_full_arch_list_add_mem (oaddr, num))
3684 return -1;
3685 /* Record the registers. */
3686 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
3687 return -1;
3688 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
3689 return -1;
3690 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3691 return -1;
3692 }
3693 break;
3694
3695 /* 0xb256 undefined */
3696
3697 case 0xb257: /* CUSE - compare until substring equal [interruptible] */
3698 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
3699 return -1;
3700 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
3701 return -1;
3702 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
3703 return -1;
3704 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
3705 return -1;
3706 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3707 return -1;
3708 break;
3709
3710 /* 0xb258-0xb25c undefined, privileged, or unsupported */
3711
3712 case 0xb25d: /* CLST - compare logical string [partial] */
3713 case 0xb25e: /* SRST - search string [partial] */
3714 case 0xb9be: /* SRSTU - search string unicode [partial] */
3715 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
3716 return -1;
3717 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
3718 return -1;
3719 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3720 return -1;
3721 break;
3722
3723 /* 0xb25f-0xb262 undefined */
3724
3725 case 0xb263: /* CMPSC - compression call [interruptible] */
3726 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
3727 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
3728 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[6] | 1), &tmp);
3729 if (record_full_arch_list_add_mem (oaddr, tmp))
3730 return -1;
3731 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
3732 return -1;
3733 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
3734 return -1;
3735 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
3736 return -1;
3737 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
3738 return -1;
3739 if (record_full_arch_list_add_reg (regcache, S390_R1_REGNUM))
3740 return -1;
3741 /* DXC may be written */
3742 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
3743 return -1;
3744 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3745 return -1;
3746 break;
3747
3748 /* 0xb264-0xb277 undefined, privileged, or unsupported */
3749
3750 case 0xb278: /* STCKE - store clock extended */
3751 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
3752 if (record_full_arch_list_add_mem (oaddr, 16))
3753 return -1;
3754 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3755 return -1;
3756 break;
3757
3758 /* 0xb279-0xb27b undefined or unsupported */
3759 /* 0xb27d-0xb298 undefined or privileged */
3760
3761 case 0xb299: /* SRNM - set rounding mode */
3762 case 0xb2b8: /* SRNMB - set bfp rounding mode */
3763 case 0xb2b9: /* SRNMT - set dfp rounding mode */
3764 case 0xb29d: /* LFPC - load fpc */
3765 case 0xb2bd: /* LFAS - load fpc and signal */
3766 case 0xb384: /* SFPC - set fpc */
3767 case 0xb385: /* SFASR - set fpc and signal */
3768 case 0xb960: /* CGRT - compare and trap */
3769 case 0xb961: /* CLGRT - compare logical and trap */
3770 case 0xb972: /* CRT - compare and trap */
3771 case 0xb973: /* CLRT - compare logical and trap */
3772 /* fpc only - including possible DXC write for trapping insns */
3773 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
3774 return -1;
3775 break;
3776
3777 /* 0xb29a-0xb29b undefined */
3778
3779 case 0xb29c: /* STFPC - store fpc */
3780 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
3781 if (record_full_arch_list_add_mem (oaddr, 4))
3782 return -1;
3783 break;
3784
3785 /* 0xb29e-0xb2a4 undefined */
3786
3787 case 0xb2a5: /* TRE - translate extended [partial] */
3788 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
3789 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
3790 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[6] | 1), &tmp);
3791 if (record_full_arch_list_add_mem (oaddr, tmp))
3792 return -1;
3793 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
3794 return -1;
3795 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
3796 return -1;
3797 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3798 return -1;
3799 break;
3800
3801 case 0xb2a6: /* CU21 - convert UTF-16 to UTF-8 [partial] */
3802 case 0xb2a7: /* CU12 - convert UTF-8 to UTF-16 [partial] */
3803 case 0xb9b0: /* CU14 - convert UTF-8 to UTF-32 [partial] */
3804 case 0xb9b1: /* CU24 - convert UTF-16 to UTF-32 [partial] */
3805 case 0xb9b2: /* CU41 - convert UTF-32 to UTF-8 [partial] */
3806 case 0xb9b3: /* CU42 - convert UTF-32 to UTF-16 [partial] */
3807 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
3808 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
3809 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[6] | 1), &tmp);
3810 if (record_full_arch_list_add_mem (oaddr, tmp))
3811 return -1;
3812 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
3813 return -1;
3814 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
3815 return -1;
3816 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
3817 return -1;
3818 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
3819 return -1;
3820 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3821 return -1;
3822 break;
3823
3824 /* 0xb2a8-0xb2af undefined */
3825
3826 case 0xb2b0: /* STFLE - store facility list extended */
3827 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
3828 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
3829 tmp &= 0xff;
3830 if (record_full_arch_list_add_mem (oaddr, 8 * (tmp + 1)))
3831 return -1;
3832 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM))
3833 return -1;
3834 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3835 return -1;
3836 break;
3837
3838 /* 0xb2b1-0xb2b7 undefined or privileged */
3839 /* 0xb2ba-0xb2bc undefined */
3840 /* 0xb2be-0xb2e7 undefined */
3841 /* 0xb2e9-0xb2eb undefined */
3842 /* 0xb2ed-0xb2f7 undefined */
3843 /* 0xb2f8 unsupported: TEND */
3844 /* 0xb2f9 undefined */
3845
3846 case 0xb2e8: /* PPA - perform processor assist */
3847 case 0xb2fa: /* NIAI - next instruction access intent */
3848 /* no visible effects */
3849 break;
3850
3851 /* 0xb2fb undefined */
3852 /* 0xb2fc unsupported: TABORT */
3853 /* 0xb2fd-0xb2fe undefined */
3854 /* 0xb2ff unsupported: TRAP */
3855
3856 case 0xb300: /* LPEBR - load positive */
3857 case 0xb301: /* LNEBR - load negative */
3858 case 0xb303: /* LCEBR - load complement */
3859 case 0xb310: /* LPDBR - load positive */
3860 case 0xb311: /* LNDBR - load negative */
3861 case 0xb313: /* LCDBR - load complement */
3862 case 0xb350: /* TBEDR - convert hfp to bfp */
3863 case 0xb351: /* TBDR - convert hfp to bfp */
3864 case 0xb358: /* THDER - convert bfp to hfp */
3865 case 0xb359: /* THDR - convert bfp to hfp */
3866 /* float destination + flags */
3867 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
3868 return -1;
3869 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3870 return -1;
3871 break;
3872
3873 case 0xb304: /* LDEBR - load lengthened */
3874 case 0xb30c: /* MDEBR - multiply */
3875 case 0xb30d: /* DEBR - divide */
3876 case 0xb314: /* SQEBR - square root */
3877 case 0xb315: /* SQDBR - square root */
3878 case 0xb317: /* MEEBR - multiply */
3879 case 0xb31c: /* MDBR - multiply */
3880 case 0xb31d: /* DDBR - divide */
3881 case 0xb344: /* LEDBRA - load rounded */
3882 case 0xb345: /* LDXBRA - load rounded */
3883 case 0xb346: /* LEXBRA - load rounded */
3884 case 0xb357: /* FIEBRA - load fp integer */
3885 case 0xb35f: /* FIDBRA - load fp integer */
3886 case 0xb390: /* CELFBR - convert from logical */
3887 case 0xb391: /* CDLFBR - convert from logical */
3888 case 0xb394: /* CEFBR - convert from fixed */
3889 case 0xb395: /* CDFBR - convert from fixed */
3890 case 0xb3a0: /* CELGBR - convert from logical */
3891 case 0xb3a1: /* CDLGBR - convert from logical */
3892 case 0xb3a4: /* CEGBR - convert from fixed */
3893 case 0xb3a5: /* CDGBR - convert from fixed */
3894 case 0xb3d0: /* MDTR - multiply */
3895 case 0xb3d1: /* DDTR - divide */
3896 case 0xb3d4: /* LDETR - load lengthened */
3897 case 0xb3d5: /* LEDTR - load lengthened */
3898 case 0xb3d7: /* FIDTR - load fp integer */
3899 case 0xb3dd: /* LDXTR - load lengthened */
3900 case 0xb3f1: /* CDGTR - convert from fixed */
3901 case 0xb3f2: /* CDUTR - convert from unsigned packed */
3902 case 0xb3f3: /* CDSTR - convert from signed packed */
3903 case 0xb3f5: /* QADTR - quantize */
3904 case 0xb3f7: /* RRDTR - reround */
3905 case 0xb951: /* CDFTR - convert from fixed */
3906 case 0xb952: /* CDLGTR - convert from logical */
3907 case 0xb953: /* CDLFTR - convert from logical */
3908 /* float destination + fpc */
3909 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
3910 return -1;
3911 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
3912 return -1;
3913 break;
3914
3915 case 0xb305: /* LXDBR - load lengthened */
3916 case 0xb306: /* LXEBR - load lengthened */
3917 case 0xb307: /* MXDBR - multiply */
3918 case 0xb316: /* SQXBR - square root */
3919 case 0xb34c: /* MXBR - multiply */
3920 case 0xb34d: /* DXBR - divide */
3921 case 0xb347: /* FIXBRA - load fp integer */
3922 case 0xb392: /* CXLFBR - convert from logical */
3923 case 0xb396: /* CXFBR - convert from fixed */
3924 case 0xb3a2: /* CXLGBR - convert from logical */
3925 case 0xb3a6: /* CXGBR - convert from fixed */
3926 case 0xb3d8: /* MXTR - multiply */
3927 case 0xb3d9: /* DXTR - divide */
3928 case 0xb3dc: /* LXDTR - load lengthened */
3929 case 0xb3df: /* FIXTR - load fp integer */
3930 case 0xb3f9: /* CXGTR - convert from fixed */
3931 case 0xb3fa: /* CXUTR - convert from unsigned packed */
3932 case 0xb3fb: /* CXSTR - convert from signed packed */
3933 case 0xb3fd: /* QAXTR - quantize */
3934 case 0xb3ff: /* RRXTR - reround */
3935 case 0xb959: /* CXFTR - convert from fixed */
3936 case 0xb95a: /* CXLGTR - convert from logical */
3937 case 0xb95b: /* CXLFTR - convert from logical */
3938 /* float pair destination + fpc */
3939 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
3940 return -1;
3941 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[6] | 2)))
3942 return -1;
3943 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
3944 return -1;
3945 break;
3946
3947 case 0xb308: /* KEBR - compare and signal */
3948 case 0xb309: /* CEBR - compare */
3949 case 0xb318: /* KDBR - compare and signal */
3950 case 0xb319: /* CDBR - compare */
3951 case 0xb348: /* KXBR - compare and signal */
3952 case 0xb349: /* CXBR - compare */
3953 case 0xb3e0: /* KDTR - compare and signal */
3954 case 0xb3e4: /* CDTR - compare */
3955 case 0xb3e8: /* KXTR - compare and signal */
3956 case 0xb3ec: /* CXTR - compare */
3957 /* flags + fpc only */
3958 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3959 return -1;
3960 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
3961 return -1;
3962 break;
3963
3964 case 0xb302: /* LTEBR - load and test */
3965 case 0xb312: /* LTDBR - load and test */
3966 case 0xb30a: /* AEBR - add */
3967 case 0xb30b: /* SEBR - subtract */
3968 case 0xb31a: /* ADBR - add */
3969 case 0xb31b: /* SDBR - subtract */
3970 case 0xb3d2: /* ADTR - add */
3971 case 0xb3d3: /* SDTR - subtract */
3972 case 0xb3d6: /* LTDTR - load and test */
3973 /* float destination + flags + fpc */
3974 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
3975 return -1;
3976 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
3977 return -1;
3978 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
3979 return -1;
3980 break;
3981
3982 case 0xb30e: /* MAEBR - multiply and add */
3983 case 0xb30f: /* MSEBR - multiply and subtract */
3984 case 0xb31e: /* MADBR - multiply and add */
3985 case 0xb31f: /* MSDBR - multiply and subtract */
3986 /* float destination [RRD] + fpc */
3987 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[4]))
3988 return -1;
3989 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
3990 return -1;
3991 break;
3992
3993 /* 0xb320-0xb323 undefined */
3994 /* 0xb327-0xb32d undefined */
3995
3996 case 0xb32e: /* MAER - multiply and add */
3997 case 0xb32f: /* MSER - multiply and subtract */
3998 case 0xb338: /* MAYLR - multiply and add unnormalized */
3999 case 0xb339: /* MYLR - multiply unnormalized */
4000 case 0xb33c: /* MAYHR - multiply and add unnormalized */
4001 case 0xb33d: /* MYHR - multiply unnormalized */
4002 case 0xb33e: /* MADR - multiply and add */
4003 case 0xb33f: /* MSDR - multiply and subtract */
4004 /* float destination [RRD] */
4005 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[4]))
4006 return -1;
4007 break;
4008
4009 /* 0xb330-0xb335 undefined */
4010
4011 case 0xb33a: /* MAYR - multiply and add unnormalized */
4012 case 0xb33b: /* MYR - multiply unnormalized */
4013 /* float pair destination [RRD] */
4014 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[4]))
4015 return -1;
4016 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[4] | 2)))
4017 return -1;
4018 break;
4019
4020 case 0xb340: /* LPXBR - load positive */
4021 case 0xb341: /* LNXBR - load negative */
4022 case 0xb343: /* LCXBR - load complement */
4023 case 0xb360: /* LPXR - load positive */
4024 case 0xb361: /* LNXR - load negative */
4025 case 0xb362: /* LTXR - load and test */
4026 case 0xb363: /* LCXR - load complement */
4027 /* float pair destination + flags */
4028 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
4029 return -1;
4030 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[6] | 2)))
4031 return -1;
4032 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4033 return -1;
4034 break;
4035
4036 case 0xb342: /* LTXBR - load and test */
4037 case 0xb34a: /* AXBR - add */
4038 case 0xb34b: /* SXBR - subtract */
4039 case 0xb3da: /* AXTR - add */
4040 case 0xb3db: /* SXTR - subtract */
4041 case 0xb3de: /* LTXTR - load and test */
4042 /* float pair destination + flags + fpc */
4043 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
4044 return -1;
4045 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[6] | 2)))
4046 return -1;
4047 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4048 return -1;
4049 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
4050 return -1;
4051 break;
4052
4053 /* 0xb34e-0xb34f undefined */
4054 /* 0xb352 undefined */
4055
4056 case 0xb353: /* DIEBR - divide to integer */
4057 case 0xb35b: /* DIDBR - divide to integer */
4058 /* two float destinations + flags + fpc */
4059 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[4]))
4060 return -1;
4061 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[6]))
4062 return -1;
4063 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4064 return -1;
4065 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
4066 return -1;
4067 break;
4068
4069 /* 0xb354-0xb356 undefined */
4070 /* 0xb35a undefined */
4071
4072 /* 0xb35c-0xb35e undefined */
4073 /* 0xb364 undefined */
4074 /* 0xb368 undefined */
4075
4076 case 0xb369: /* CXR - compare */
4077 case 0xb3f4: /* CEDTR - compare biased exponent */
4078 case 0xb3fc: /* CEXTR - compare biased exponent */
4079 case 0xb920: /* CGR - compare */
4080 case 0xb921: /* CLGR - compare logical */
4081 case 0xb930: /* CGFR - compare */
4082 case 0xb931: /* CLGFR - compare logical */
4083 case 0xb9cd: /* CHHR - compare high */
4084 case 0xb9cf: /* CLHHR - compare logical high */
4085 case 0xb9dd: /* CHLR - compare high */
4086 case 0xb9df: /* CLHLR - compare logical high */
4087 /* flags only */
4088 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4089 return -1;
4090 break;
4091
4092 /* 0xb36a-0xb36f undefined */
4093 /* 0xb377-0xb37e undefined */
4094 /* 0xb380-0xb383 undefined */
4095 /* 0xb386-0xb38b undefined */
4096 /* 0xb38d-0xb38f undefined */
4097 /* 0xb393 undefined */
4098 /* 0xb397 undefined */
4099
4100 case 0xb398: /* CFEBR - convert to fixed */
4101 case 0xb399: /* CFDBR - convert to fixed */
4102 case 0xb39a: /* CFXBR - convert to fixed */
4103 case 0xb39c: /* CLFEBR - convert to logical */
4104 case 0xb39d: /* CLFDBR - convert to logical */
4105 case 0xb39e: /* CLFXBR - convert to logical */
4106 case 0xb941: /* CFDTR - convert to fixed */
4107 case 0xb949: /* CFXTR - convert to fixed */
4108 case 0xb943: /* CLFDTR - convert to logical */
4109 case 0xb94b: /* CLFXTR - convert to logical */
4110 /* 32-bit gpr destination + flags + fpc */
4111 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
4112 return -1;
4113 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4114 return -1;
4115 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
4116 return -1;
4117 break;
4118
4119 /* 0xb39b undefined */
4120 /* 0xb39f undefined */
4121
4122 /* 0xb3a3 undefined */
4123 /* 0xb3a7 undefined */
4124
4125 case 0xb3a8: /* CGEBR - convert to fixed */
4126 case 0xb3a9: /* CGDBR - convert to fixed */
4127 case 0xb3aa: /* CGXBR - convert to fixed */
4128 case 0xb3ac: /* CLGEBR - convert to logical */
4129 case 0xb3ad: /* CLGDBR - convert to logical */
4130 case 0xb3ae: /* CLGXBR - convert to logical */
4131 case 0xb3e1: /* CGDTR - convert to fixed */
4132 case 0xb3e9: /* CGXTR - convert to fixed */
4133 case 0xb942: /* CLGDTR - convert to logical */
4134 case 0xb94a: /* CLGXTR - convert to logical */
4135 /* 64-bit gpr destination + flags + fpc */
4136 if (s390_record_gpr_g (gdbarch, regcache, inib[6]))
4137 return -1;
4138 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4139 return -1;
4140 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
4141 return -1;
4142 break;
4143
4144 /* 0xb3ab undefined */
4145 /* 0xb3af-0xb3b3 undefined */
4146 /* 0xb3b7 undefined */
4147
4148 case 0xb3b8: /* CFER - convert to fixed */
4149 case 0xb3b9: /* CFDR - convert to fixed */
4150 case 0xb3ba: /* CFXR - convert to fixed */
4151 case 0xb998: /* ALCR - add logical with carry */
4152 case 0xb999: /* SLBR - subtract logical with borrow */
4153 case 0xb9f4: /* NRK - and */
4154 case 0xb9f5: /* NCRK - and with complement */
4155 case 0xb9f6: /* ORK - or */
4156 case 0xb9f7: /* XRK - xor */
4157 case 0xb9f8: /* ARK - add */
4158 case 0xb9f9: /* SRK - subtract */
4159 case 0xb9fa: /* ALRK - add logical */
4160 case 0xb9fb: /* SLRK - subtract logical */
4161 /* 32-bit gpr destination + flags */
4162 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
4163 return -1;
4164 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4165 return -1;
4166 break;
4167
4168 case 0xb3c8: /* CGER - convert to fixed */
4169 case 0xb3c9: /* CGDR - convert to fixed */
4170 case 0xb3ca: /* CGXR - convert to fixed */
4171 case 0xb900: /* LPGR - load positive */
4172 case 0xb901: /* LNGR - load negative */
4173 case 0xb902: /* LTGR - load and test */
4174 case 0xb903: /* LCGR - load complement */
4175 case 0xb908: /* AGR - add */
4176 case 0xb909: /* SGR - subtract */
4177 case 0xb90a: /* ALGR - add logical */
4178 case 0xb90b: /* SLGR - subtract logical */
4179 case 0xb910: /* LPGFR - load positive */
4180 case 0xb911: /* LNGFR - load negative */
4181 case 0xb912: /* LTGFR - load and test */
4182 case 0xb913: /* LCGFR - load complement */
4183 case 0xb918: /* AGFR - add */
4184 case 0xb919: /* SGFR - subtract */
4185 case 0xb91a: /* ALGFR - add logical */
4186 case 0xb91b: /* SLGFR - subtract logical */
4187 case 0xb964: /* NNGRK - and 64 bit */
4188 case 0xb965: /* OCGRK - or with complement 64 bit */
4189 case 0xb966: /* NOGRK - or 64 bit */
4190 case 0xb967: /* NXGRK - not exclusive or 64 bit */
4191 case 0xb974: /* NNRK - and 32 bit */
4192 case 0xb975: /* OCRK - or with complement 32 bit */
4193 case 0xb976: /* NORK - or 32 bit */
4194 case 0xb977: /* NXRK - not exclusive or 32 bit */
4195 case 0xb980: /* NGR - and */
4196 case 0xb981: /* OGR - or */
4197 case 0xb982: /* XGR - xor */
4198 case 0xb988: /* ALCGR - add logical with carry */
4199 case 0xb989: /* SLBGR - subtract logical with borrow */
4200 case 0xb9c0: /* SELFHR - select high */
4201 case 0xb9e1: /* POPCNT - population count */
4202 case 0xb9e4: /* NGRK - and */
4203 case 0xb9e5: /* NCGRK - and with complement */
4204 case 0xb9e6: /* OGRK - or */
4205 case 0xb9e7: /* XGRK - xor */
4206 case 0xb9e8: /* AGRK - add */
4207 case 0xb9e9: /* SGRK - subtract */
4208 case 0xb9ea: /* ALGRK - add logical */
4209 case 0xb9e3: /* SELGR - select 64 bit */
4210 case 0xb9eb: /* SLGRK - subtract logical */
4211 case 0xb9ed: /* MSGRKC - multiply single 64x64 -> 64 */
4212 case 0xb9f0: /* SELR - select 32 bit */
4213 case 0xb9fd: /* MSRKC - multiply single 32x32 -> 32 */
4214 /* 64-bit gpr destination + flags */
4215 if (s390_record_gpr_g (gdbarch, regcache, inib[6]))
4216 return -1;
4217 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4218 return -1;
4219 break;
4220
4221 /* 0xb3bb-0xb3c0 undefined */
4222 /* 0xb3c2-0xb3c3 undefined */
4223 /* 0xb3c7 undefined */
4224 /* 0xb3cb-0xb3cc undefined */
4225
4226 case 0xb3cd: /* LGDR - load gr from fpr */
4227 case 0xb3e2: /* CUDTR - convert to unsigned packed */
4228 case 0xb3e3: /* CSDTR - convert to signed packed */
4229 case 0xb3e5: /* EEDTR - extract biased exponent */
4230 case 0xb3e7: /* ESDTR - extract significance */
4231 case 0xb3ed: /* EEXTR - extract biased exponent */
4232 case 0xb3ef: /* ESXTR - extract significance */
4233 case 0xb904: /* LGR - load */
4234 case 0xb906: /* LGBR - load byte */
4235 case 0xb907: /* LGHR - load halfword */
4236 case 0xb90c: /* MSGR - multiply single */
4237 case 0xb90f: /* LRVGR - load reversed */
4238 case 0xb914: /* LGFR - load */
4239 case 0xb916: /* LLGFR - load logical */
4240 case 0xb917: /* LLGTR - load logical thirty one bits */
4241 case 0xb91c: /* MSGFR - multiply single 64<32 */
4242 case 0xb946: /* BCTGR - branch on count */
4243 case 0xb984: /* LLGCR - load logical character */
4244 case 0xb985: /* LLGHR - load logical halfword */
4245 case 0xb9e2: /* LOCGR - load on condition */
4246 /* 64-bit gpr destination */
4247 if (s390_record_gpr_g (gdbarch, regcache, inib[6]))
4248 return -1;
4249 break;
4250
4251 /* 0xb3ce-0xb3cf undefined */
4252 /* 0xb3e6 undefined */
4253
4254 case 0xb3ea: /* CUXTR - convert to unsigned packed */
4255 case 0xb3eb: /* CSXTR - convert to signed packed */
4256 case 0xb90d: /* DSGR - divide single */
4257 case 0xb91d: /* DSGFR - divide single */
4258 case 0xb986: /* MLGR - multiply logical */
4259 case 0xb987: /* DLGR - divide logical */
4260 case 0xb9ec: /* MGRK - multiply 64x64 -> 128 */
4261 /* 64-bit gpr pair destination */
4262 if (s390_record_gpr_g (gdbarch, regcache, inib[6]))
4263 return -1;
4264 if (s390_record_gpr_g (gdbarch, regcache, inib[6] | 1))
4265 return -1;
4266 break;
4267
4268 /* 0xb3ee undefined */
4269 /* 0xb3f0 undefined */
4270 /* 0xb3f8 undefined */
4271
4272 /* 0xb905 privileged */
4273
4274 /* 0xb90e unsupported: EREGG */
4275
4276 /* 0xb915 undefined */
4277
4278 case 0xb91e: /* KMAC - compute message authentication code [partial] */
4279 regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
4280 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
4281 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
4282 tmp &= 0xff;
4283 switch (tmp)
4284 {
4285 case 0x00: /* KMAC-Query */
4286 if (record_full_arch_list_add_mem (oaddr, 16))
4287 return -1;
4288 break;
4289
4290 case 0x01: /* KMAC-DEA */
4291 case 0x02: /* KMAC-TDEA-128 */
4292 case 0x03: /* KMAC-TDEA-192 */
4293 case 0x09: /* KMAC-Encrypted-DEA */
4294 case 0x0a: /* KMAC-Encrypted-TDEA-128 */
4295 case 0x0b: /* KMAC-Encrypted-TDEA-192 */
4296 if (record_full_arch_list_add_mem (oaddr, 8))
4297 return -1;
4298 break;
4299
4300 case 0x12: /* KMAC-AES-128 */
4301 case 0x13: /* KMAC-AES-192 */
4302 case 0x14: /* KMAC-AES-256 */
4303 case 0x1a: /* KMAC-Encrypted-AES-128 */
4304 case 0x1b: /* KMAC-Encrypted-AES-192 */
4305 case 0x1c: /* KMAC-Encrypted-AES-256 */
4306 if (record_full_arch_list_add_mem (oaddr, 16))
4307 return -1;
4308 break;
4309
4310 default:
4311 fprintf_unfiltered (gdb_stdlog, "Warning: Unknown KMAC function %02x at %s.\n",
4312 (int)tmp, paddress (gdbarch, addr));
4313 return -1;
4314 }
4315 if (tmp != 0)
4316 {
4317 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
4318 return -1;
4319 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
4320 return -1;
4321 }
4322 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4323 return -1;
4324 break;
4325
4326 /* 0xb922-0xb924 undefined */
4327 /* 0xb925 privileged */
4328 /* 0xb928 privileged */
4329
4330 case 0xb929: /* KMA - cipher message with authentication */
4331 case 0xb92a: /* KMF - cipher message with cipher feedback [partial] */
4332 case 0xb92b: /* KMO - cipher message with output feedback [partial] */
4333 case 0xb92f: /* KMC - cipher message with chaining [partial] */
4334 regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
4335 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
4336 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
4337 tmp &= 0x7f;
4338 switch (tmp)
4339 {
4340 case 0x00: /* KM*-Query */
4341 if (record_full_arch_list_add_mem (oaddr, 16))
4342 return -1;
4343 break;
4344
4345 case 0x01: /* KM*-DEA */
4346 case 0x02: /* KM*-TDEA-128 */
4347 case 0x03: /* KM*-TDEA-192 */
4348 case 0x09: /* KM*-Encrypted-DEA */
4349 case 0x0a: /* KM*-Encrypted-TDEA-128 */
4350 case 0x0b: /* KM*-Encrypted-TDEA-192 */
4351 if (record_full_arch_list_add_mem (oaddr, 8))
4352 return -1;
4353 break;
4354
4355 case 0x12: /* KM*-AES-128 */
4356 case 0x13: /* KM*-AES-192 */
4357 case 0x14: /* KM*-AES-256 */
4358 case 0x1a: /* KM*-Encrypted-AES-128 */
4359 case 0x1b: /* KM*-Encrypted-AES-192 */
4360 case 0x1c: /* KM*-Encrypted-AES-256 */
4361 if (record_full_arch_list_add_mem (oaddr, 16))
4362 return -1;
4363 break;
4364
4365 case 0x43: /* KMC-PRNG */
4366 /* Only valid for KMC. */
4367 if (insn[0] == 0xb92f)
4368 {
4369 if (record_full_arch_list_add_mem (oaddr, 8))
4370 return -1;
4371 break;
4372 }
4373 /* For other instructions... */
4374 /* Fall through. */
4375 default:
4376 fprintf_unfiltered (gdb_stdlog, "Warning: Unknown KM* function %02x at %s.\n",
4377 (int)tmp, paddress (gdbarch, addr));
4378 return -1;
4379 }
4380 if (tmp != 0)
4381 {
4382 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
4383 oaddr2 = s390_record_address_mask (gdbarch, regcache, tmp);
4384 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[7] | 1), &tmp);
4385 if (record_full_arch_list_add_mem (oaddr2, tmp))
4386 return -1;
4387 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
4388 return -1;
4389 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
4390 return -1;
4391 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
4392 return -1;
4393 }
4394 if (tmp != 0 && insn[0] == 0xb929)
4395 {
4396 if (record_full_arch_list_add_reg (regcache,
4397 S390_R0_REGNUM + inib[4]))
4398 return -1;
4399 if (record_full_arch_list_add_reg (regcache,
4400 S390_R0_REGNUM + (inib[4] | 1)))
4401 return -1;
4402 }
4403 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4404 return -1;
4405 break;
4406
4407 case 0xb92c: /* PCC - perform cryptographic computation [partial] */
4408 regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
4409 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
4410 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
4411 tmp &= 0x7f;
4412 switch (tmp)
4413 {
4414 case 0x00: /* PCC-Query */
4415 if (record_full_arch_list_add_mem (oaddr, 16))
4416 return -1;
4417 break;
4418
4419 case 0x01: /* PCC-Compute-Last-Block-CMAC-Using-DEA */
4420 case 0x02: /* PCC-Compute-Last-Block-CMAC-Using-TDEA-128 */
4421 case 0x03: /* PCC-Compute-Last-Block-CMAC-Using-TDEA-192 */
4422 case 0x09: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-DEA */
4423 case 0x0a: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-TDEA-128 */
4424 case 0x0b: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-TDEA-192 */
4425 if (record_full_arch_list_add_mem (oaddr + 0x10, 8))
4426 return -1;
4427 break;
4428
4429 case 0x12: /* PCC-Compute-Last-Block-CMAC-Using-AES-128 */
4430 case 0x13: /* PCC-Compute-Last-Block-CMAC-Using-AES-192 */
4431 case 0x14: /* PCC-Compute-Last-Block-CMAC-Using-AES-256 */
4432 case 0x1a: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-AES-128 */
4433 case 0x1b: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-AES-192 */
4434 case 0x1c: /* PCC-Compute-Last-Block-CMAC-Using-Encrypted-AES-256 */
4435 if (record_full_arch_list_add_mem (oaddr + 0x18, 16))
4436 return -1;
4437 break;
4438
4439 case 0x32: /* PCC-Compute-XTS-Parameter-Using-AES-128 */
4440 if (record_full_arch_list_add_mem (oaddr + 0x30, 32))
4441 return -1;
4442 break;
4443
4444 case 0x34: /* PCC-Compute-XTS-Parameter-Using-AES-256 */
4445 if (record_full_arch_list_add_mem (oaddr + 0x40, 32))
4446 return -1;
4447 break;
4448
4449 case 0x3a: /* PCC-Compute-XTS-Parameter-Using-Encrypted-AES-128 */
4450 if (record_full_arch_list_add_mem (oaddr + 0x50, 32))
4451 return -1;
4452 break;
4453
4454 case 0x3c: /* PCC-Compute-XTS-Parameter-Using-Encrypted-AES-256 */
4455 if (record_full_arch_list_add_mem (oaddr + 0x60, 32))
4456 return -1;
4457 break;
4458
4459 default:
4460 fprintf_unfiltered (gdb_stdlog, "Warning: Unknown PCC function %02x at %s.\n",
4461 (int)tmp, paddress (gdbarch, addr));
4462 return -1;
4463 }
4464 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4465 return -1;
4466 break;
4467
4468 case 0xb92d: /* KMCTR - cipher message with counter [partial] */
4469 regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
4470 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
4471 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
4472 tmp &= 0x7f;
4473 switch (tmp)
4474 {
4475 case 0x00: /* KMCTR-Query */
4476 if (record_full_arch_list_add_mem (oaddr, 16))
4477 return -1;
4478 break;
4479
4480 case 0x01: /* KMCTR-DEA */
4481 case 0x02: /* KMCTR-TDEA-128 */
4482 case 0x03: /* KMCTR-TDEA-192 */
4483 case 0x09: /* KMCTR-Encrypted-DEA */
4484 case 0x0a: /* KMCTR-Encrypted-TDEA-128 */
4485 case 0x0b: /* KMCTR-Encrypted-TDEA-192 */
4486 case 0x12: /* KMCTR-AES-128 */
4487 case 0x13: /* KMCTR-AES-192 */
4488 case 0x14: /* KMCTR-AES-256 */
4489 case 0x1a: /* KMCTR-Encrypted-AES-128 */
4490 case 0x1b: /* KMCTR-Encrypted-AES-192 */
4491 case 0x1c: /* KMCTR-Encrypted-AES-256 */
4492 break;
4493
4494 default:
4495 fprintf_unfiltered (gdb_stdlog, "Warning: Unknown KMCTR function %02x at %s.\n",
4496 (int)tmp, paddress (gdbarch, addr));
4497 return -1;
4498 }
4499 if (tmp != 0)
4500 {
4501 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
4502 oaddr2 = s390_record_address_mask (gdbarch, regcache, tmp);
4503 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[7] | 1), &tmp);
4504 if (record_full_arch_list_add_mem (oaddr2, tmp))
4505 return -1;
4506 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
4507 return -1;
4508 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
4509 return -1;
4510 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
4511 return -1;
4512 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[4]))
4513 return -1;
4514 }
4515 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4516 return -1;
4517 break;
4518
4519 case 0xb92e: /* KM - cipher message [partial] */
4520 regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
4521 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
4522 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
4523 tmp &= 0x7f;
4524 switch (tmp)
4525 {
4526 case 0x00: /* KM-Query */
4527 if (record_full_arch_list_add_mem (oaddr, 16))
4528 return -1;
4529 break;
4530
4531 case 0x01: /* KM-DEA */
4532 case 0x02: /* KM-TDEA-128 */
4533 case 0x03: /* KM-TDEA-192 */
4534 case 0x09: /* KM-Encrypted-DEA */
4535 case 0x0a: /* KM-Encrypted-TDEA-128 */
4536 case 0x0b: /* KM-Encrypted-TDEA-192 */
4537 case 0x12: /* KM-AES-128 */
4538 case 0x13: /* KM-AES-192 */
4539 case 0x14: /* KM-AES-256 */
4540 case 0x1a: /* KM-Encrypted-AES-128 */
4541 case 0x1b: /* KM-Encrypted-AES-192 */
4542 case 0x1c: /* KM-Encrypted-AES-256 */
4543 break;
4544
4545 case 0x32: /* KM-XTS-AES-128 */
4546 if (record_full_arch_list_add_mem (oaddr + 0x10, 16))
4547 return -1;
4548 break;
4549
4550 case 0x34: /* KM-XTS-AES-256 */
4551 if (record_full_arch_list_add_mem (oaddr + 0x20, 16))
4552 return -1;
4553 break;
4554
4555 case 0x3a: /* KM-XTS-Encrypted-AES-128 */
4556 if (record_full_arch_list_add_mem (oaddr + 0x30, 16))
4557 return -1;
4558 break;
4559
4560 case 0x3c: /* KM-XTS-Encrypted-AES-256 */
4561 if (record_full_arch_list_add_mem (oaddr + 0x40, 16))
4562 return -1;
4563 break;
4564
4565 default:
4566 fprintf_unfiltered (gdb_stdlog, "Warning: Unknown KM function %02x at %s.\n",
4567 (int)tmp, paddress (gdbarch, addr));
4568 return -1;
4569 }
4570 if (tmp != 0)
4571 {
4572 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
4573 oaddr2 = s390_record_address_mask (gdbarch, regcache, tmp);
4574 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[7] | 1), &tmp);
4575 if (record_full_arch_list_add_mem (oaddr2, tmp))
4576 return -1;
4577 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
4578 return -1;
4579 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
4580 return -1;
4581 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
4582 return -1;
4583 }
4584 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4585 return -1;
4586 break;
4587
4588 /* 0xb932-0xb937 undefined */
4589
4590 /* 0xb938 unsupported: SORTL - sort lists */
4591 /* 0xb939 unsupported: DFLTCC - deflate conversion call */
4592 /* 0xb93a unsupported: KDSA - compute dig. signature auth. */
4593
4594 /* 0xb93b undefined */
4595
4596 case 0xb93c: /* PPNO - perform pseudorandom number operation [partial] */
4597 regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
4598 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
4599 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
4600 tmp &= 0xff;
4601 switch (tmp)
4602 {
4603 case 0x00: /* PPNO-Query */
4604 case 0x80: /* PPNO-Query */
4605 if (record_full_arch_list_add_mem (oaddr, 16))
4606 return -1;
4607 break;
4608
4609 case 0x03: /* PPNO-SHA-512-DRNG - generate */
4610 if (record_full_arch_list_add_mem (oaddr, 240))
4611 return -1;
4612 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
4613 oaddr2 = s390_record_address_mask (gdbarch, regcache, tmp);
4614 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[6] | 1), &tmp);
4615 if (record_full_arch_list_add_mem (oaddr2, tmp))
4616 return -1;
4617 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
4618 return -1;
4619 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
4620 return -1;
4621 break;
4622
4623 case 0x83: /* PPNO-SHA-512-DRNG - seed */
4624 if (record_full_arch_list_add_mem (oaddr, 240))
4625 return -1;
4626 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
4627 return -1;
4628 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
4629 return -1;
4630 break;
4631
4632 default:
4633 fprintf_unfiltered (gdb_stdlog, "Warning: Unknown PPNO function %02x at %s.\n",
4634 (int)tmp, paddress (gdbarch, addr));
4635 return -1;
4636 }
4637 /* DXC may be written */
4638 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
4639 return -1;
4640 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4641 return -1;
4642 break;
4643
4644 /* 0xb93d undefined */
4645
4646 case 0xb93e: /* KIMD - compute intermediate message digest [partial] */
4647 case 0xb93f: /* KLMD - compute last message digest [partial] */
4648 regcache_raw_read_unsigned (regcache, S390_R1_REGNUM, &tmp);
4649 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
4650 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
4651 tmp &= 0xff;
4652 switch (tmp)
4653 {
4654 case 0x00: /* K*MD-Query */
4655 if (record_full_arch_list_add_mem (oaddr, 16))
4656 return -1;
4657 break;
4658
4659 case 0x01: /* K*MD-SHA-1 */
4660 if (record_full_arch_list_add_mem (oaddr, 20))
4661 return -1;
4662 break;
4663
4664 case 0x02: /* K*MD-SHA-256 */
4665 if (record_full_arch_list_add_mem (oaddr, 32))
4666 return -1;
4667 break;
4668
4669 case 0x03: /* K*MD-SHA-512 */
4670 if (record_full_arch_list_add_mem (oaddr, 64))
4671 return -1;
4672 break;
4673
4674 case 0x41: /* KIMD-GHASH */
4675 /* Only valid for KIMD. */
4676 if (insn[0] == 0xb93e)
4677 {
4678 if (record_full_arch_list_add_mem (oaddr, 16))
4679 return -1;
4680 break;
4681 }
4682 /* For KLMD... */
4683 /* Fall through. */
4684 default:
4685 fprintf_unfiltered (gdb_stdlog, "Warning: Unknown KMAC function %02x at %s.\n",
4686 (int)tmp, paddress (gdbarch, addr));
4687 return -1;
4688 }
4689 if (tmp != 0)
4690 {
4691 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
4692 return -1;
4693 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[7] | 1)))
4694 return -1;
4695 }
4696 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4697 return -1;
4698 break;
4699
4700 /* 0xb940 undefined */
4701 /* 0xb944-0xb945 undefined */
4702 /* 0xb947-0xb948 undefined */
4703 /* 0xb94c-0xb950 undefined */
4704 /* 0xb954-0xb958 undefined */
4705 /* 0xb95c-0xb95f undefined */
4706 /* 0xb962-0xb971 undefined */
4707 /* 0xb974-0xb97f undefined */
4708
4709 case 0xb983: /* FLOGR - find leftmost one */
4710 /* 64-bit gpr pair destination + flags */
4711 if (s390_record_gpr_g (gdbarch, regcache, inib[6]))
4712 return -1;
4713 if (s390_record_gpr_g (gdbarch, regcache, inib[6] | 1))
4714 return -1;
4715 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4716 return -1;
4717 break;
4718
4719 /* 0xb98a privileged */
4720 /* 0xb98b-0xb98c undefined */
4721
4722 case 0xb98d: /* EPSW - extract psw */
4723 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
4724 return -1;
4725 if (inib[7])
4726 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
4727 return -1;
4728 break;
4729
4730 /* 0xb98e-0xb98f privileged */
4731
4732 case 0xb990: /* TRTT - translate two to two [partial] */
4733 case 0xb991: /* TRTO - translate two to one [partial] */
4734 case 0xb992: /* TROT - translate one to two [partial] */
4735 case 0xb993: /* TROO - translate one to one [partial] */
4736 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[6], &tmp);
4737 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
4738 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[6] | 1), &tmp);
4739 /* tmp is source length, we want destination length. Adjust. */
4740 if (insn[0] == 0xb991)
4741 tmp >>= 1;
4742 if (insn[0] == 0xb992)
4743 tmp <<= 1;
4744 if (record_full_arch_list_add_mem (oaddr, tmp))
4745 return -1;
4746 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
4747 return -1;
4748 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
4749 return -1;
4750 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
4751 return -1;
4752 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4753 return -1;
4754 break;
4755
4756 case 0xb996: /* MLR - multiply logical */
4757 case 0xb997: /* DLR - divide logical */
4758 /* 32-bit gpr pair destination */
4759 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
4760 return -1;
4761 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
4762 return -1;
4763 break;
4764
4765 /* 0xb99a-0xb9af unsupported, privileged, or undefined */
4766 /* 0xb9b4-0xb9bc undefined */
4767
4768 case 0xb9bd: /* TRTRE - translate and test reverse extended [partial] */
4769 case 0xb9bf: /* TRTE - translate and test extended [partial] */
4770 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[6]))
4771 return -1;
4772 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[6] | 1)))
4773 return -1;
4774 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[7]))
4775 return -1;
4776 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4777 return -1;
4778 break;
4779
4780 /* 0xb9c0-0xb9c7 undefined */
4781
4782 case 0xb9c8: /* AHHHR - add high */
4783 case 0xb9c9: /* SHHHR - subtract high */
4784 case 0xb9ca: /* ALHHHR - add logical high */
4785 case 0xb9cb: /* SLHHHR - subtract logical high */
4786 case 0xb9d8: /* AHHLR - add high */
4787 case 0xb9d9: /* SHHLR - subtract high */
4788 case 0xb9da: /* ALHHLR - add logical high */
4789 case 0xb9db: /* SLHHLR - subtract logical high */
4790 /* 32-bit high gpr destination + flags */
4791 if (s390_record_gpr_h (gdbarch, regcache, inib[6]))
4792 return -1;
4793 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4794 return -1;
4795 break;
4796
4797 /* 0xb9cc undefined */
4798 /* 0xb9ce undefined */
4799 /* 0xb9d0-0xb9d7 undefined */
4800 /* 0xb9dc undefined */
4801 /* 0xb9de undefined */
4802
4803 case 0xb9e0: /* LOCFHR - load high on condition */
4804 /* 32-bit high gpr destination */
4805 if (s390_record_gpr_h (gdbarch, regcache, inib[6]))
4806 return -1;
4807 break;
4808
4809 /* 0xb9e3 undefined */
4810 /* 0xb9e5 undefined */
4811 /* 0xb9ee-0xb9f1 undefined */
4812 /* 0xb9f3 undefined */
4813 /* 0xb9f5 undefined */
4814 /* 0xb9fc undefined */
4815 /* 0xb9fe -0xb9ff undefined */
4816
4817 default:
4818 goto UNKNOWN_OP;
4819 }
4820 break;
4821
4822 /* 0xb4-0xb5 undefined */
4823 /* 0xb6 privileged: STCTL - store control */
4824 /* 0xb7 privileged: LCTL - load control */
4825 /* 0xb8 undefined */
4826
4827 case 0xba: /* CS - compare and swap */
4828 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
4829 if (record_full_arch_list_add_mem (oaddr, 4))
4830 return -1;
4831 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
4832 return -1;
4833 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4834 return -1;
4835 break;
4836
4837 case 0xbb: /* CDS - compare double and swap */
4838 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
4839 if (record_full_arch_list_add_mem (oaddr, 8))
4840 return -1;
4841 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
4842 return -1;
4843 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
4844 return -1;
4845 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4846 return -1;
4847 break;
4848
4849 /* 0xbc undefined */
4850
4851 case 0xbe: /* STCM - store characters under mask */
4852 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
4853 if (record_full_arch_list_add_mem (oaddr, s390_popcnt (inib[3])))
4854 return -1;
4855 break;
4856
4857 case 0xc0:
4858 case 0xc2:
4859 case 0xc4:
4860 case 0xc6:
4861 case 0xcc:
4862 /* RIL-format instruction */
4863 switch (ibyte[0] << 4 | inib[3])
4864 {
4865 case 0xc00: /* LARL - load address relative long */
4866 case 0xc05: /* BRASL - branch relative and save long */
4867 case 0xc09: /* IILF - insert immediate */
4868 case 0xc21: /* MSFI - multiply single immediate */
4869 case 0xc42: /* LLHRL - load logical halfword relative long */
4870 case 0xc45: /* LHRL - load halfword relative long */
4871 case 0xc4d: /* LRL - load relative long */
4872 /* 32-bit or native gpr destination */
4873 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
4874 return -1;
4875 break;
4876
4877 case 0xc01: /* LGFI - load immediate */
4878 case 0xc0e: /* LLIHF - load logical immediate */
4879 case 0xc0f: /* LLILF - load logical immediate */
4880 case 0xc20: /* MSGFI - multiply single immediate */
4881 case 0xc44: /* LGHRL - load halfword relative long */
4882 case 0xc46: /* LLGHRL - load logical halfword relative long */
4883 case 0xc48: /* LGRL - load relative long */
4884 case 0xc4c: /* LGFRL - load relative long */
4885 case 0xc4e: /* LLGFRL - load logical relative long */
4886 /* 64-bit gpr destination */
4887 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
4888 return -1;
4889 break;
4890
4891 /* 0xc02-0xc03 undefined */
4892
4893 case 0xc04: /* BRCL - branch relative on condition long */
4894 case 0xc62: /* PFDRL - prefetch data relative long */
4895 break;
4896
4897 case 0xc06: /* XIHF - xor immediate */
4898 case 0xc0a: /* NIHF - and immediate */
4899 case 0xc0c: /* OIHF - or immediate */
4900 case 0xcc8: /* AIH - add immediate high */
4901 case 0xcca: /* ALSIH - add logical with signed immediate high */
4902 /* 32-bit high gpr destination + flags */
4903 if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
4904 return -1;
4905 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4906 return -1;
4907 break;
4908
4909 case 0xc07: /* XILF - xor immediate */
4910 case 0xc0b: /* NILF - and immediate */
4911 case 0xc0d: /* OILF - or immediate */
4912 case 0xc25: /* SLFI - subtract logical immediate */
4913 case 0xc29: /* AFI - add immediate */
4914 case 0xc2b: /* ALFI - add logical immediate */
4915 /* 32-bit gpr destination + flags */
4916 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
4917 return -1;
4918 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4919 return -1;
4920 break;
4921
4922 case 0xc08: /* IIHF - insert immediate */
4923 case 0xcc6: /* BRCTH - branch relative on count high */
4924 case 0xccb: /* ALSIHN - add logical with signed immediate high */
4925 /* 32-bit high gpr destination */
4926 if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
4927 return -1;
4928 break;
4929
4930 /* 0xc22-0xc23 undefined */
4931
4932 case 0xc24: /* SLGFI - subtract logical immediate */
4933 case 0xc28: /* AGFI - add immediate */
4934 case 0xc2a: /* ALGFI - add logical immediate */
4935 /* 64-bit gpr destination + flags */
4936 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
4937 return -1;
4938 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4939 return -1;
4940 break;
4941
4942 /* 0xc26-0xc27 undefined */
4943
4944 case 0xc2c: /* CGFI - compare immediate */
4945 case 0xc2d: /* CFI - compare immediate */
4946 case 0xc2e: /* CLGFI - compare logical immediate */
4947 case 0xc2f: /* CLFI - compare logical immediate */
4948 case 0xc64: /* CGHRL - compare halfword relative long */
4949 case 0xc65: /* CHRL - compare halfword relative long */
4950 case 0xc66: /* CLGHRL - compare logical halfword relative long */
4951 case 0xc67: /* CLHRL - compare logical halfword relative long */
4952 case 0xc68: /* CGRL - compare relative long */
4953 case 0xc6a: /* CLGRL - compare logical relative long */
4954 case 0xc6c: /* CGFRL - compare relative long */
4955 case 0xc6d: /* CRL - compare relative long */
4956 case 0xc6e: /* CLGFRL - compare logical relative long */
4957 case 0xc6f: /* CLRL - compare logical relative long */
4958 case 0xccd: /* CIH - compare immediate high */
4959 case 0xccf: /* CLIH - compare logical immediate high */
4960 /* flags only */
4961 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
4962 return -1;
4963 break;
4964
4965 /* 0xc40-0xc41 undefined */
4966 /* 0xc43 undefined */
4967
4968 case 0xc47: /* STHRL - store halfword relative long */
4969 oaddr = s390_record_calc_rl (gdbarch, regcache, addr, insn[1], insn[2]);
4970 if (record_full_arch_list_add_mem (oaddr, 2))
4971 return -1;
4972 break;
4973
4974 /* 0xc49-0xc4a undefined */
4975
4976 case 0xc4b: /* STGRL - store relative long */
4977 oaddr = s390_record_calc_rl (gdbarch, regcache, addr, insn[1], insn[2]);
4978 if (record_full_arch_list_add_mem (oaddr, 8))
4979 return -1;
4980 break;
4981
4982 case 0xc4f: /* STRL - store relative long */
4983 oaddr = s390_record_calc_rl (gdbarch, regcache, addr, insn[1], insn[2]);
4984 if (record_full_arch_list_add_mem (oaddr, 4))
4985 return -1;
4986 break;
4987
4988 case 0xc60: /* EXRL - execute relative long */
4989 if (ex != -1)
4990 {
4991 fprintf_unfiltered (gdb_stdlog, "Warning: Double execute at %s.\n",
4992 paddress (gdbarch, addr));
4993 return -1;
4994 }
4995 addr = s390_record_calc_rl (gdbarch, regcache, addr, insn[1], insn[2]);
4996 if (inib[2])
4997 {
4998 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[2], &tmp);
4999 ex = tmp & 0xff;
5000 }
5001 else
5002 {
5003 ex = 0;
5004 }
5005 goto ex;
5006
5007 /* 0xc61 undefined */
5008 /* 0xc63 undefined */
5009 /* 0xc69 undefined */
5010 /* 0xc6b undefined */
5011 /* 0xcc0-0xcc5 undefined */
5012 /* 0xcc7 undefined */
5013 /* 0xcc9 undefined */
5014 /* 0xccc undefined */
5015 /* 0xcce undefined */
5016
5017 default:
5018 goto UNKNOWN_OP;
5019 }
5020 break;
5021
5022 /* 0xc1 undefined */
5023 /* 0xc3 undefined */
5024
5025 case 0xc5: /* BPRP - branch prediction relative preload */
5026 case 0xc7: /* BPP - branch prediction preload */
5027 /* no visible effect */
5028 break;
5029
5030 case 0xc8:
5031 /* SSF-format instruction */
5032 switch (ibyte[0] << 4 | inib[3])
5033 {
5034 /* 0xc80 unsupported */
5035
5036 case 0xc81: /* ECTG - extract cpu time */
5037 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
5038 return -1;
5039 if (s390_record_gpr_g (gdbarch, regcache, 0))
5040 return -1;
5041 if (s390_record_gpr_g (gdbarch, regcache, 1))
5042 return -1;
5043 break;
5044
5045 case 0xc82: /* CSST - compare and swap and store */
5046 {
5047 uint8_t fc, sc;
5048 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
5049 fc = tmp & 0xff;
5050 sc = tmp >> 8 & 0xff;
5051
5052 /* First and third operands. */
5053 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
5054 switch (fc)
5055 {
5056 case 0x00: /* 32-bit */
5057 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
5058 return -1;
5059 if (record_full_arch_list_add_mem (oaddr, 4))
5060 return -1;
5061 break;
5062
5063 case 0x01: /* 64-bit */
5064 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
5065 return -1;
5066 if (record_full_arch_list_add_mem (oaddr, 8))
5067 return -1;
5068 break;
5069
5070 case 0x02: /* 128-bit */
5071 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
5072 return -1;
5073 if (s390_record_gpr_g (gdbarch, regcache, inib[2] | 1))
5074 return -1;
5075 if (record_full_arch_list_add_mem (oaddr, 16))
5076 return -1;
5077 break;
5078
5079 default:
5080 fprintf_unfiltered (gdb_stdlog, "Warning: Unknown CSST FC %02x at %s.\n",
5081 fc, paddress (gdbarch, addr));
5082 return -1;
5083 }
5084
5085 /* Second operand. */
5086 oaddr2 = s390_record_calc_disp (gdbarch, regcache, 0, insn[2], 0);
5087 if (sc > 4)
5088 {
5089 fprintf_unfiltered (gdb_stdlog, "Warning: Unknown CSST FC %02x at %s.\n",
5090 sc, paddress (gdbarch, addr));
5091 return -1;
5092 }
5093
5094 if (record_full_arch_list_add_mem (oaddr2, 1 << sc))
5095 return -1;
5096
5097 /* Flags. */
5098 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5099 return -1;
5100 }
5101 break;
5102
5103 /* 0xc83 undefined */
5104
5105 case 0xc84: /* LPD - load pair disjoint */
5106 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
5107 return -1;
5108 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
5109 return -1;
5110 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5111 return -1;
5112 break;
5113
5114 case 0xc85: /* LPDG - load pair disjoint */
5115 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
5116 return -1;
5117 if (s390_record_gpr_g (gdbarch, regcache, inib[2] | 1))
5118 return -1;
5119 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5120 return -1;
5121 break;
5122
5123 /* 0xc86-0xc8f undefined */
5124
5125 default:
5126 goto UNKNOWN_OP;
5127 }
5128 break;
5129
5130 /* 0xc9-0xcb undefined */
5131 /* 0xcd-0xcf undefined */
5132
5133 case 0xd0: /* TRTR - translate and test reversed */
5134 case 0xdd: /* TRT - translate and test */
5135 if (record_full_arch_list_add_reg (regcache, S390_R1_REGNUM))
5136 return -1;
5137 if (record_full_arch_list_add_reg (regcache, S390_R2_REGNUM))
5138 return -1;
5139 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5140 return -1;
5141 break;
5142
5143 case 0xd1: /* MVN - move numbers */
5144 case 0xd2: /* MVC - move */
5145 case 0xd3: /* MVZ - move zones */
5146 case 0xdc: /* TR - translate */
5147 case 0xe8: /* MVCIN - move inverse */
5148 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
5149 if (record_full_arch_list_add_mem (oaddr, ibyte[1] + 1))
5150 return -1;
5151 break;
5152
5153 case 0xd4: /* NC - and */
5154 case 0xd6: /* OC - or*/
5155 case 0xd7: /* XC - xor */
5156 case 0xe2: /* UNPKU - unpack unicode */
5157 case 0xea: /* UNPKA - unpack ASCII */
5158 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
5159 if (record_full_arch_list_add_mem (oaddr, ibyte[1] + 1))
5160 return -1;
5161 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5162 return -1;
5163 break;
5164
5165 case 0xde: /* ED - edit */
5166 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
5167 if (record_full_arch_list_add_mem (oaddr, ibyte[1] + 1))
5168 return -1;
5169 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5170 return -1;
5171 /* DXC may be written */
5172 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5173 return -1;
5174 break;
5175
5176 case 0xdf: /* EDMK - edit and mark */
5177 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
5178 if (record_full_arch_list_add_mem (oaddr, ibyte[1] + 1))
5179 return -1;
5180 if (record_full_arch_list_add_reg (regcache, S390_R1_REGNUM))
5181 return -1;
5182 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5183 return -1;
5184 /* DXC may be written */
5185 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5186 return -1;
5187 break;
5188
5189 /* 0xd8 undefined */
5190 /* 0xd9 unsupported: MVCK - move with key */
5191 /* 0xda unsupported: MVCP - move to primary */
5192 /* 0xdb unsupported: MVCS - move to secondary */
5193 /* 0xe0 undefined */
5194
5195 case 0xe1: /* PKU - pack unicode */
5196 case 0xe9: /* PKA - pack ASCII */
5197 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
5198 if (record_full_arch_list_add_mem (oaddr, 16))
5199 return -1;
5200 break;
5201
5202 case 0xe3:
5203 case 0xe6:
5204 case 0xe7:
5205 case 0xeb:
5206 case 0xed:
5207 /* RXY/RXE/RXF/RSL/RSY/SIY/V*-format instruction */
5208 switch (ibyte[0] << 8 | ibyte[5])
5209 {
5210 /* 0xe300-0xe301 undefined */
5211
5212 case 0xe302: /* LTG - load and test */
5213 case 0xe308: /* AG - add */
5214 case 0xe309: /* SG - subtract */
5215 case 0xe30a: /* ALG - add logical */
5216 case 0xe30b: /* SLG - subtract logical */
5217 case 0xe318: /* AGF - add */
5218 case 0xe319: /* SGF - subtract */
5219 case 0xe31a: /* ALGF - add logical */
5220 case 0xe31b: /* SLGF - subtract logical */
5221 case 0xe332: /* LTGF - load and test */
5222 case 0xe380: /* NG - and */
5223 case 0xe381: /* OG - or */
5224 case 0xe382: /* XG - xor */
5225 case 0xe388: /* ALCG - add logical with carry */
5226 case 0xe389: /* SLBG - subtract logical with borrow */
5227 case 0xeb0a: /* SRAG - shift right single */
5228 case 0xeb0b: /* SLAG - shift left single */
5229 /* 64-bit gpr destination + flags */
5230 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
5231 return -1;
5232 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5233 return -1;
5234 break;
5235
5236 /* 0xe303 privileged */
5237
5238 case 0xe304: /* LG - load */
5239 case 0xe30c: /* MSG - multiply single */
5240 case 0xe30f: /* LRVG - load reversed */
5241 case 0xe314: /* LGF - load */
5242 case 0xe315: /* LGH - load halfword */
5243 case 0xe316: /* LLGF - load logical */
5244 case 0xe317: /* LLGT - load logical thirty one bits */
5245 case 0xe31c: /* MSGF - multiply single */
5246 case 0xe32a: /* LZRG - load and zero rightmost byte */
5247 case 0xe33a: /* LLZRGF - load logical and zero rightmost byte */
5248 case 0xe33c: /* MGH - multiply halfword 64x16mem -> 64 */
5249 case 0xe346: /* BCTG - branch on count */
5250 case 0xe377: /* LGB - load byte */
5251 case 0xe390: /* LLGC - load logical character */
5252 case 0xe391: /* LLGH - load logical halfword */
5253 case 0xeb0c: /* SRLG - shift right single logical */
5254 case 0xeb0d: /* SLLG - shift left single logical */
5255 case 0xeb1c: /* RLLG - rotate left single logical */
5256 case 0xeb44: /* BXHG - branch on index high */
5257 case 0xeb45: /* BXLEG - branch on index low or equal */
5258 case 0xeb4c: /* ECAG - extract cpu attribute */
5259 case 0xebe2: /* LOCG - load on condition */
5260 /* 64-bit gpr destination */
5261 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
5262 return -1;
5263 break;
5264
5265 /* 0xe305 undefined */
5266
5267 case 0xe306: /* CVBY - convert to binary */
5268 /* 32-bit or native gpr destination + FPC (DXC write) */
5269 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
5270 return -1;
5271 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5272 return -1;
5273 break;
5274
5275 /* 0xe307 undefined */
5276
5277 case 0xe30d: /* DSG - divide single */
5278 case 0xe31d: /* DSGF - divide single */
5279 case 0xe384: /* MG - multiply 64x64mem -> 128 */
5280 case 0xe386: /* MLG - multiply logical */
5281 case 0xe387: /* DLG - divide logical */
5282 case 0xe38f: /* LPQ - load pair from quadword */
5283 /* 64-bit gpr pair destination */
5284 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
5285 return -1;
5286 if (s390_record_gpr_g (gdbarch, regcache, inib[2] | 1))
5287 return -1;
5288 break;
5289
5290 case 0xe30e: /* CVBG - convert to binary */
5291 /* 64-bit gpr destination + FPC (DXC write) */
5292 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
5293 return -1;
5294 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5295 return -1;
5296 break;
5297
5298 /* 0xe310-0xe311 undefined */
5299
5300 case 0xe312: /* LT - load and test */
5301 case 0xe338: /* AGH - add halfword to 64 bit value */
5302 case 0xe339: /* SGH - subtract halfword from 64 bit value */
5303 case 0xe353: /* MSC - multiply single 32x32mem -> 32 */
5304 case 0xe354: /* NY - and */
5305 case 0xe356: /* OY - or */
5306 case 0xe357: /* XY - xor */
5307 case 0xe35a: /* AY - add */
5308 case 0xe35b: /* SY - subtract */
5309 case 0xe35e: /* ALY - add logical */
5310 case 0xe35f: /* SLY - subtract logical */
5311 case 0xe37a: /* AHY - add halfword */
5312 case 0xe37b: /* SHY - subtract halfword */
5313 case 0xe383: /* MSGC - multiply single 64x64mem -> 64 */
5314 case 0xe398: /* ALC - add logical with carry */
5315 case 0xe399: /* SLB - subtract logical with borrow */
5316 case 0xe727: /* LCBB - load count to block boundary */
5317 case 0xeb81: /* ICMY - insert characters under mask */
5318 case 0xebdc: /* SRAK - shift left single */
5319 case 0xebdd: /* SLAK - shift left single */
5320 /* 32/64-bit gpr destination + flags */
5321 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
5322 return -1;
5323 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5324 return -1;
5325 break;
5326
5327 /* 0xe313 privileged */
5328
5329 case 0xe31e: /* LRV - load reversed */
5330 case 0xe31f: /* LRVH - load reversed */
5331 case 0xe33b: /* LZRF - load and zero rightmost byte */
5332 case 0xe351: /* MSY - multiply single */
5333 case 0xe358: /* LY - load */
5334 case 0xe371: /* LAY - load address */
5335 case 0xe373: /* ICY - insert character */
5336 case 0xe376: /* LB - load byte */
5337 case 0xe378: /* LHY - load */
5338 case 0xe37c: /* MHY - multiply halfword */
5339 case 0xe394: /* LLC - load logical character */
5340 case 0xe395: /* LLH - load logical halfword */
5341 case 0xeb1d: /* RLL - rotate left single logical */
5342 case 0xebde: /* SRLK - shift left single logical */
5343 case 0xebdf: /* SLLK - shift left single logical */
5344 case 0xebf2: /* LOC - load on condition */
5345 /* 32-bit or native gpr destination */
5346 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
5347 return -1;
5348 break;
5349
5350 case 0xe320: /* CG - compare */
5351 case 0xe321: /* CLG - compare logical */
5352 case 0xe330: /* CGF - compare */
5353 case 0xe331: /* CLGF - compare logical */
5354 case 0xe334: /* CGH - compare halfword */
5355 case 0xe355: /* CLY - compare logical */
5356 case 0xe359: /* CY - compare */
5357 case 0xe379: /* CHY - compare halfword */
5358 case 0xe3cd: /* CHF - compare high */
5359 case 0xe3cf: /* CLHF - compare logical high */
5360 case 0xeb20: /* CLMH - compare logical under mask high */
5361 case 0xeb21: /* CLMY - compare logical under mask */
5362 case 0xeb51: /* TMY - test under mask */
5363 case 0xeb55: /* CLIY - compare logical */
5364 case 0xebc0: /* TP - test decimal */
5365 case 0xed10: /* TCEB - test data class */
5366 case 0xed11: /* TCDB - test data class */
5367 case 0xed12: /* TCXB - test data class */
5368 case 0xed50: /* TDCET - test data class */
5369 case 0xed51: /* TDGET - test data group */
5370 case 0xed54: /* TDCDT - test data class */
5371 case 0xed55: /* TDGDT - test data group */
5372 case 0xed58: /* TDCXT - test data class */
5373 case 0xed59: /* TDGXT - test data group */
5374 /* flags only */
5375 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5376 return -1;
5377 break;
5378
5379 /* 0xe322-0xe323 undefined */
5380
5381 case 0xe324: /* STG - store */
5382 case 0xe325: /* NTSTG - nontransactional store */
5383 case 0xe326: /* CVDY - convert to decimal */
5384 case 0xe32f: /* STRVG - store reversed */
5385 case 0xebe3: /* STOCG - store on condition */
5386 case 0xed67: /* STDY - store */
5387 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], ibyte[4]);
5388 if (record_full_arch_list_add_mem (oaddr, 8))
5389 return -1;
5390 break;
5391
5392 /* 0xe327-0xe329 undefined */
5393 /* 0xe32b-0xe32d undefined */
5394
5395 case 0xe32e: /* CVDG - convert to decimal */
5396 case 0xe38e: /* STPQ - store pair to quadword */
5397 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], ibyte[4]);
5398 if (record_full_arch_list_add_mem (oaddr, 16))
5399 return -1;
5400 break;
5401
5402 /* 0xe333 undefined */
5403 /* 0xe335 undefined */
5404
5405 case 0xe336: /* PFD - prefetch data */
5406 break;
5407
5408 /* 0xe337 undefined */
5409 /* 0xe33c-0xe33d undefined */
5410
5411 case 0xe33e: /* STRV - store reversed */
5412 case 0xe350: /* STY - store */
5413 case 0xe3cb: /* STFH - store high */
5414 case 0xebe1: /* STOCFH - store high on condition */
5415 case 0xebf3: /* STOC - store on condition */
5416 case 0xed66: /* STEY - store */
5417 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], ibyte[4]);
5418 if (record_full_arch_list_add_mem (oaddr, 4))
5419 return -1;
5420 break;
5421
5422 case 0xe33f: /* STRVH - store reversed */
5423 case 0xe370: /* STHY - store halfword */
5424 case 0xe3c7: /* STHH - store halfword high */
5425 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], ibyte[4]);
5426 if (record_full_arch_list_add_mem (oaddr, 2))
5427 return -1;
5428 break;
5429
5430 /* 0xe340-0xe345 undefined */
5431
5432 case 0xe347: /* BIC - branch indirect on condition */
5433 break;
5434
5435 /* 0xe348-0xe34f undefined */
5436 /* 0xe352 undefined */
5437
5438 case 0xe35c: /* MFY - multiply */
5439 case 0xe396: /* ML - multiply logical */
5440 case 0xe397: /* DL - divide logical */
5441 /* 32-bit gpr pair destination */
5442 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
5443 return -1;
5444 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
5445 return -1;
5446 break;
5447
5448 /* 0xe35d undefined */
5449 /* 0xe360-0xe36f undefined */
5450
5451 case 0xe372: /* STCY - store character */
5452 case 0xe3c3: /* STCH - store character high */
5453 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], ibyte[4]);
5454 if (record_full_arch_list_add_mem (oaddr, 1))
5455 return -1;
5456 break;
5457
5458 /* 0xe374 undefined */
5459
5460 case 0xe375: /* LAEY - load address extended */
5461 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
5462 return -1;
5463 if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + inib[2]))
5464 return -1;
5465 break;
5466
5467 /* 0xe37d-0xe37f undefined */
5468
5469 case 0xe385: /* LGAT - load and trap */
5470 case 0xe39c: /* LLGTAT - load logical thirty one bits and trap */
5471 case 0xe39d: /* LLGFAT - load logical and trap */
5472 case 0xe650: /* VCVB - vector convert to binary 32 bit*/
5473 case 0xe652: /* VCVBG - vector convert to binary 64 bit*/
5474 case 0xe721: /* VLGV - vector load gr from vr element */
5475 /* 64-bit gpr destination + fpc for possible DXC write */
5476 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
5477 return -1;
5478 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5479 return -1;
5480 break;
5481
5482 /* 0xe38a-0xe38d undefined */
5483 /* 0xe392-0xe393 undefined */
5484 /* 0xe39a-0xe39b undefined */
5485 /* 0xe39e undefined */
5486
5487 case 0xe39f: /* LAT - load and trap */
5488 /* 32-bit gpr destination + fpc for possible DXC write */
5489 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
5490 return -1;
5491 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5492 return -1;
5493 break;
5494
5495 /* 0xe3a0-0xe3bf undefined */
5496
5497 case 0xe3c0: /* LBH - load byte high */
5498 case 0xe3c2: /* LLCH - load logical character high */
5499 case 0xe3c4: /* LHH - load halfword high */
5500 case 0xe3c6: /* LLHH - load logical halfword high */
5501 case 0xe3ca: /* LFH - load high */
5502 case 0xebe0: /* LOCFH - load high on condition */
5503 /* 32-bit high gpr destination */
5504 if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
5505 return -1;
5506 break;
5507
5508 /* 0xe3c1 undefined */
5509 /* 0xe3c5 undefined */
5510
5511 case 0xe3c8: /* LFHAT - load high and trap */
5512 /* 32-bit high gpr destination + fpc for possible DXC write */
5513 if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
5514 return -1;
5515 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5516 return -1;
5517 break;
5518
5519 /* 0xe3c9 undefined */
5520 /* 0xe3cc undefined */
5521 /* 0xe3ce undefined */
5522 /* 0xe3d0-0xe3ff undefined */
5523
5524 case 0xe601: /* VLEBRH - vector load byte reversed element */
5525 case 0xe602: /* VLEBRG - vector load byte reversed element */
5526 case 0xe603: /* VLEBRF - vector load byte reversed element */
5527 case 0xe604: /* VLLEBRZ - vector load byte rev. el. and zero */
5528 case 0xe605: /* VLBRREP - vector load byte rev. el. and replicate */
5529 case 0xe606: /* VLBR - vector load byte reversed elements */
5530 case 0xe607: /* VLER - vector load elements reversed */
5531 case 0xe634: /* VPKZ - vector pack zoned */
5532 case 0xe635: /* VLRL - vector load rightmost with immed. length */
5533 case 0xe637: /* VLRLR - vector load rightmost with length */
5534 case 0xe649: /* VLIP - vector load immediate decimal */
5535 case 0xe700: /* VLEB - vector load element */
5536 case 0xe701: /* VLEH - vector load element */
5537 case 0xe702: /* VLEG - vector load element */
5538 case 0xe703: /* VLEF - vector load element */
5539 case 0xe704: /* VLLEZ - vector load logical element and zero */
5540 case 0xe705: /* VLREP - vector load and replicate */
5541 case 0xe706: /* VL - vector load */
5542 case 0xe707: /* VLBB - vector load to block boundary */
5543 case 0xe712: /* VGEG - vector gather element */
5544 case 0xe713: /* VGEF - vector gather element */
5545 case 0xe722: /* VLVG - vector load vr element from gr */
5546 case 0xe730: /* VESL - vector element shift left */
5547 case 0xe733: /* VERLL - vector element rotate left logical */
5548 case 0xe737: /* VLL - vector load with length */
5549 case 0xe738: /* VESRL - vector element shift right logical */
5550 case 0xe73a: /* VESRA - vector element shift right arithmetic */
5551 case 0xe740: /* VLEIB - vector load element immediate */
5552 case 0xe741: /* VLEIH - vector load element immediate */
5553 case 0xe742: /* VLEIG - vector load element immediate */
5554 case 0xe743: /* VLEIF - vector load element immediate */
5555 case 0xe744: /* VGBM - vector generate byte mask */
5556 case 0xe745: /* VREPI - vector replicate immediate */
5557 case 0xe746: /* VGM - vector generate mask */
5558 case 0xe74d: /* VREP - vector replicate */
5559 case 0xe750: /* VPOPCT - vector population count */
5560 case 0xe752: /* VCTZ - vector count trailing zeros */
5561 case 0xe753: /* VCLZ - vector count leading zeros */
5562 case 0xe756: /* VLR - vector load */
5563 case 0xe75f: /* VSEG -vector sign extend to doubleword */
5564 case 0xe760: /* VMRL - vector merge low */
5565 case 0xe761: /* VMRH - vector merge high */
5566 case 0xe762: /* VLVGP - vector load vr from grs disjoint */
5567 case 0xe764: /* VSUM - vector sum across word */
5568 case 0xe765: /* VSUMG - vector sum across doubleword */
5569 case 0xe766: /* VCKSM - vector checksum */
5570 case 0xe767: /* VSUMQ - vector sum across quadword */
5571 case 0xe768: /* VN - vector and */
5572 case 0xe769: /* VNC - vector and with complement */
5573 case 0xe76a: /* VO - vector or */
5574 case 0xe76b: /* VNO - vector nor */
5575 case 0xe76c: /* VNX - vector not exclusive or */
5576 case 0xe76d: /* VX - vector xor */
5577 case 0xe76e: /* VNN - vector nand */
5578 case 0xe76f: /* VOC - vector or with complement */
5579 case 0xe770: /* VESLV - vector element shift left */
5580 case 0xe772: /* VERIM - vector element rotate and insert under mask */
5581 case 0xe773: /* VERLLV - vector element rotate left logical */
5582 case 0xe774: /* VSL - vector shift left */
5583 case 0xe775: /* VSLB - vector shift left by byte */
5584 case 0xe777: /* VSLDB - vector shift left double by byte */
5585 case 0xe778: /* VESRLV - vector element shift right logical */
5586 case 0xe77a: /* VESRAV - vector element shift right arithmetic */
5587 case 0xe77c: /* VSRL - vector shift right logical */
5588 case 0xe77d: /* VSRLB - vector shift right logical by byte */
5589 case 0xe77e: /* VSRA - vector shift right arithmetic */
5590 case 0xe77f: /* VSRAB - vector shift right arithmetic by byte */
5591 case 0xe784: /* VPDI - vector permute doubleword immediate */
5592 case 0xe785: /* VBPERM - vector bit permute */
5593 case 0xe786: /* VSLD - vector shift left double by bit */
5594 case 0xe787: /* VSRD - vector shift right double by bit */
5595 case 0xe78b: /* VSTRS - vector string search */
5596 case 0xe78c: /* VPERM - vector permute */
5597 case 0xe78d: /* VSEL - vector select */
5598 case 0xe78e: /* VFMS - vector fp multiply and subtract */
5599 case 0xe78f: /* VFMA - vector fp multiply and add */
5600 case 0xe794: /* VPK - vector pack */
5601 case 0xe79e: /* VFNMS - vector fp negative multiply and subtract */
5602 case 0xe79f: /* VFNMA - vector fp negative multiply and add */
5603 case 0xe7a1: /* VMLH - vector multiply logical high */
5604 case 0xe7a2: /* VML - vector multiply low */
5605 case 0xe7a3: /* VMH - vector multiply high */
5606 case 0xe7a4: /* VMLE - vector multiply logical even */
5607 case 0xe7a5: /* VMLO - vector multiply logical odd */
5608 case 0xe7a6: /* VME - vector multiply even */
5609 case 0xe7a7: /* VMO - vector multiply odd */
5610 case 0xe7a9: /* VMALH - vector multiply and add logical high */
5611 case 0xe7aa: /* VMAL - vector multiply and add low */
5612 case 0xe7ab: /* VMAH - vector multiply and add high */
5613 case 0xe7ac: /* VMALE - vector multiply and add logical even */
5614 case 0xe7ad: /* VMALO - vector multiply and add logical odd */
5615 case 0xe7ae: /* VMAE - vector multiply and add even */
5616 case 0xe7af: /* VMAO - vector multiply and add odd */
5617 case 0xe7b4: /* VGFM - vector Galois field multiply sum */
5618 case 0xe7b8: /* VMSL - vector multiply sum logical */
5619 case 0xe7b9: /* VACCC - vector add with carry compute carry */
5620 case 0xe7bb: /* VAC - vector add with carry */
5621 case 0xe7bc: /* VGFMA - vector Galois field multiply sum and accumulate */
5622 case 0xe7bd: /* VSBCBI - vector subtract with borrow compute borrow indication */
5623 case 0xe7bf: /* VSBI - vector subtract with borrow indication */
5624 case 0xe7c0: /* VCLFP - vector fp convert to logical */
5625 case 0xe7c1: /* VCFPL - vector fp convert from logical */
5626 case 0xe7c2: /* VCSFP - vector fp convert to fixed */
5627 case 0xe7c3: /* VCFPS - vector fp convert from fixed */
5628 case 0xe7c4: /* VLDE/VFLL - vector fp load lengthened */
5629 case 0xe7c5: /* VLED/VFLR - vector fp load rounded */
5630 case 0xe7c7: /* VFI - vector load fp integer */
5631 case 0xe7cc: /* VFPSO - vector fp perform sign operation */
5632 case 0xe7ce: /* VFSQ - vector fp square root */
5633 case 0xe7d4: /* VUPLL - vector unpack logical low */
5634 case 0xe7d6: /* VUPL - vector unpack low */
5635 case 0xe7d5: /* VUPLH - vector unpack logical high */
5636 case 0xe7d7: /* VUPH - vector unpack high */
5637 case 0xe7de: /* VLC - vector load complement */
5638 case 0xe7df: /* VLP - vector load positive */
5639 case 0xe7e2: /* VFA - vector fp subtract */
5640 case 0xe7e3: /* VFA - vector fp add */
5641 case 0xe7e5: /* VFD - vector fp divide */
5642 case 0xe7e7: /* VFM - vector fp multiply */
5643 case 0xe7ee: /* VFMIN - vector fp minimum */
5644 case 0xe7ef: /* VFMAX - vector fp maximum */
5645 case 0xe7f0: /* VAVGL - vector average logical */
5646 case 0xe7f1: /* VACC - vector add and compute carry */
5647 case 0xe7f2: /* VAVG - vector average */
5648 case 0xe7f3: /* VA - vector add */
5649 case 0xe7f5: /* VSCBI - vector subtract compute borrow indication */
5650 case 0xe7f7: /* VS - vector subtract */
5651 case 0xe7fc: /* VMNL - vector minimum logical */
5652 case 0xe7fd: /* VMXL - vector maximum logical */
5653 case 0xe7fe: /* VMN - vector minimum */
5654 case 0xe7ff: /* VMX - vector maximum */
5655 /* vector destination + FPC */
5656 if (s390_record_vr (gdbarch, regcache, ivec[0]))
5657 return -1;
5658 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5659 return -1;
5660 break;
5661
5662 case 0xe63d: /* VSTRL - vector store rightmost with immed. length */
5663 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
5664 if (record_full_arch_list_add_mem (oaddr, inib[3] + 1))
5665 return -1;
5666 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5667 return -1;
5668 break;
5669
5670 case 0xe708: /* VSTEB - vector store element */
5671 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
5672 if (record_full_arch_list_add_mem (oaddr, 1))
5673 return -1;
5674 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5675 return -1;
5676 break;
5677
5678 case 0xe609: /* VSTEBRH - vector store byte reversed element */
5679 case 0xe709: /* VSTEH - vector store element */
5680 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
5681 if (record_full_arch_list_add_mem (oaddr, 2))
5682 return -1;
5683 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5684 return -1;
5685 break;
5686
5687 case 0xe60a: /* VSTEBRG - vector store byte reversed element */
5688 case 0xe70a: /* VSTEG - vector store element */
5689 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
5690 if (record_full_arch_list_add_mem (oaddr, 8))
5691 return -1;
5692 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5693 return -1;
5694 break;
5695
5696 case 0xe60b: /* VSTEBRF - vector store byte reversed element */
5697 case 0xe70b: /* VSTEF - vector store element */
5698 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
5699 if (record_full_arch_list_add_mem (oaddr, 4))
5700 return -1;
5701 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5702 return -1;
5703 break;
5704
5705 /* 0xe70c-0xe70d undefined */
5706
5707 case 0xe60e: /* VSTBR - vector store byte reversed elements */
5708 case 0xe60f: /* VSTER - vector store elements reversed */
5709 case 0xe70e: /* VST - vector store */
5710 oaddr = s390_record_calc_disp (gdbarch, regcache, inib[3], insn[1], 0);
5711 if (record_full_arch_list_add_mem (oaddr, 16))
5712 return -1;
5713 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5714 return -1;
5715 break;
5716
5717 /* 0xe70f-0xe711 undefined */
5718 /* 0xe714-0xe719 undefined */
5719
5720 case 0xe71a: /* VSCEG - vector scatter element */
5721 if (s390_record_calc_disp_vsce (gdbarch, regcache, ivec[1], inib[8], 8, insn[1], 0, &oaddr))
5722 return -1;
5723 if (record_full_arch_list_add_mem (oaddr, 8))
5724 return -1;
5725 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5726 return -1;
5727 break;
5728
5729 case 0xe71b: /* VSCEF - vector scatter element */
5730 if (s390_record_calc_disp_vsce (gdbarch, regcache, ivec[1], inib[8], 4, insn[1], 0, &oaddr))
5731 return -1;
5732 if (record_full_arch_list_add_mem (oaddr, 4))
5733 return -1;
5734 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5735 return -1;
5736 break;
5737
5738 /* 0xe71c-0xe720 undefined */
5739 /* 0xe723-0xe726 undefined */
5740 /* 0xe728-0xe72f undefined */
5741 /* 0xe731-0xe732 undefined */
5742 /* 0xe734-0xe735 undefined */
5743
5744 case 0xe736: /* VLM - vector load multiple */
5745 for (i = ivec[0]; i != ivec[1]; i++, i &= 0x1f)
5746 if (s390_record_vr (gdbarch, regcache, i))
5747 return -1;
5748 if (s390_record_vr (gdbarch, regcache, ivec[1]))
5749 return -1;
5750 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5751 return -1;
5752 break;
5753
5754 /* 0xe739 undefined */
5755 /* 0xe73b-0xe73d undefined */
5756
5757 case 0xe73e: /* VSTM - vector store multiple */
5758 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
5759 if (ivec[0] <= ivec[1])
5760 n = ivec[1] - ivec[0] + 1;
5761 else
5762 n = ivec[1] + 0x20 - ivec[0] + 1;
5763 if (record_full_arch_list_add_mem (oaddr, n * 16))
5764 return -1;
5765 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5766 return -1;
5767 break;
5768
5769 case 0xe63c: /* VUPKZ - vector unpack zoned */
5770 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
5771 if (record_full_arch_list_add_mem (oaddr, (ibyte[1] + 1) & 31))
5772 return -1;
5773 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5774 return -1;
5775 break;
5776
5777 case 0xe63f: /* VSTRLR - vector store rightmost with length */
5778 case 0xe73f: /* VSTL - vector store with length */
5779 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
5780 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[3], &tmp);
5781 tmp &= 0xffffffffu;
5782 if (tmp > 15)
5783 tmp = 15;
5784 if (record_full_arch_list_add_mem (oaddr, tmp + 1))
5785 return -1;
5786 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5787 return -1;
5788 break;
5789
5790 /* 0xe747-0xe749 undefined */
5791
5792 case 0xe658: /* VCVD - vector convert to decimal 32 bit */
5793 case 0xe659: /* VSRP - vector shift and round decimal */
5794 case 0xe65a: /* VCVDG - vector convert to decimal 64 bit*/
5795 case 0xe65b: /* VPSOP - vector perform sign operation decimal */
5796 case 0xe671: /* VAP - vector add decimal */
5797 case 0xe673: /* VSP - vector subtract decimal */
5798 case 0xe678: /* VMP - vector multiply decimal */
5799 case 0xe679: /* VMSP - vector multiply decimal */
5800 case 0xe67a: /* VDP - vector divide decimal */
5801 case 0xe67b: /* VRP - vector remainder decimal */
5802 case 0xe67e: /* VSDP - vector shift and divide decimal */
5803 case 0xe74a: /* VFTCI - vector fp test data class immediate */
5804 case 0xe75c: /* VISTR - vector isolate string */
5805 case 0xe780: /* VFEE - vector find element equal */
5806 case 0xe781: /* VFENE - vector find element not equal */
5807 case 0xe782: /* VFA - vector find any element equal */
5808 case 0xe78a: /* VSTRC - vector string range compare */
5809 case 0xe795: /* VPKLS - vector pack logical saturate */
5810 case 0xe797: /* VPKS - vector pack saturate */
5811 case 0xe7e8: /* VFCE - vector fp compare equal */
5812 case 0xe7ea: /* VFCHE - vector fp compare high or equal */
5813 case 0xe7eb: /* VFCH - vector fp compare high */
5814 case 0xe7f8: /* VCEQ - vector compare equal */
5815 case 0xe7f9: /* VCHL - vector compare high logical */
5816 case 0xe7fb: /* VCH - vector compare high */
5817 /* vector destination + flags + FPC */
5818 if (s390_record_vr (gdbarch, regcache, ivec[0]))
5819 return -1;
5820 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5821 return -1;
5822 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5823 return -1;
5824 break;
5825
5826 case 0xe65f: /* VTP - vector test decimal */
5827 /* flags + FPC */
5828 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5829 return -1;
5830 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5831 return -1;
5832 break;
5833
5834 /* 0xe74b-0xe74c undefined */
5835 /* 0xe74e-0xe74f undefined */
5836 /* 0xe751 undefined */
5837 /* 0xe754-0xe755 undefined */
5838 /* 0xe757-0xe75b undefined */
5839 /* 0xe75d-0xe75e undefined */
5840 /* 0xe763 undefined */
5841 /* 0xe771 undefined */
5842 /* 0xe776 undefined */
5843 /* 0xe779 undefined */
5844 /* 0xe77b undefined */
5845 /* 0xe783 undefined */
5846 /* 0xe786-0xe789 undefined */
5847 /* 0xe78b undefined */
5848 /* 0xe790-0xe793 undefined */
5849 /* 0xe796 undefined */
5850 /* 0xe798-0xe79d undefined */
5851 /* 0xe7a0 undefined */
5852 /* 0xe7a8 undefined */
5853 /* 0xe7b0-0xe7b3 undefined */
5854 /* 0xe7b5-0xe7b7 undefined */
5855 /* 0xe7ba undefined */
5856 /* 0xe7be undefined */
5857 /* 0xe7c6 undefined */
5858 /* 0xe7c8-0xe7c9 undefined */
5859
5860 case 0xe677: /* VCP - vector compare decimal */
5861 case 0xe7ca: /* WFK - vector fp compare and signal scalar */
5862 case 0xe7cb: /* WFC - vector fp compare scalar */
5863 case 0xe7d8: /* VTM - vector test under mask */
5864 case 0xe7d9: /* VECL - vector element compare logical */
5865 case 0xe7db: /* VEC - vector element compare */
5866 case 0xed08: /* KEB - compare and signal */
5867 case 0xed09: /* CEB - compare */
5868 case 0xed18: /* KDB - compare and signal */
5869 case 0xed19: /* CDB - compare */
5870 /* flags + fpc only */
5871 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5872 return -1;
5873 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5874 return -1;
5875 break;
5876
5877 /* 0xe7cd undefined */
5878 /* 0xe7cf-0xe7d3 undefined */
5879 /* 0xe7da undefined */
5880 /* 0xe7dc-0xe7dd undefined */
5881 /* 0xe7e0-0xe7e1 undefined */
5882 /* 0xe7e4 undefined */
5883 /* 0xe7e6 undefined */
5884 /* 0xe7e9 undefined */
5885 /* 0xe7ec-0xe7ed undefined */
5886 /* 0xe7f4 undefined */
5887 /* 0xe7f6 undefined */
5888 /* 0xe7fa undefined */
5889
5890 /* 0xeb00-0xeb03 undefined */
5891
5892 case 0xeb04: /* LMG - load multiple */
5893 for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
5894 if (s390_record_gpr_g (gdbarch, regcache, i))
5895 return -1;
5896 if (s390_record_gpr_g (gdbarch, regcache, inib[3]))
5897 return -1;
5898 break;
5899
5900 /* 0xeb05-0xeb09 undefined */
5901 /* 0xeb0e undefined */
5902 /* 0xeb0f privileged: TRACG */
5903 /* 0xeb10-0xeb13 undefined */
5904
5905 case 0xeb14: /* CSY - compare and swap */
5906 case 0xebf4: /* LAN - load and and */
5907 case 0xebf6: /* LAO - load and or */
5908 case 0xebf7: /* LAX - load and xor */
5909 case 0xebf8: /* LAA - load and add */
5910 case 0xebfa: /* LAAL - load and add logical */
5911 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
5912 if (record_full_arch_list_add_mem (oaddr, 4))
5913 return -1;
5914 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
5915 return -1;
5916 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5917 return -1;
5918 break;
5919
5920 /* 0xeb15-0xeb1b undefined */
5921 /* 0xeb1e-0xeb1f undefined */
5922 /* 0xeb22 undefined */
5923
5924 case 0xeb23: /* CLT - compare logical and trap */
5925 case 0xeb2b: /* CLGT - compare logical and trap */
5926 /* fpc only - including possible DXC write for trapping insns */
5927 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
5928 return -1;
5929 break;
5930
5931 case 0xeb24: /* STMG - store multiple */
5932 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
5933 if (inib[2] <= inib[3])
5934 n = inib[3] - inib[2] + 1;
5935 else
5936 n = inib[3] + 0x10 - inib[2] + 1;
5937 if (record_full_arch_list_add_mem (oaddr, n * 8))
5938 return -1;
5939 break;
5940
5941 /* 0xeb25 privileged */
5942
5943 case 0xeb26: /* STMH - store multiple high */
5944 case 0xeb90: /* STMY - store multiple */
5945 case 0xeb9b: /* STAMY - store access multiple */
5946 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
5947 if (inib[2] <= inib[3])
5948 n = inib[3] - inib[2] + 1;
5949 else
5950 n = inib[3] + 0x10 - inib[2] + 1;
5951 if (record_full_arch_list_add_mem (oaddr, n * 4))
5952 return -1;
5953 break;
5954
5955 /* 0xeb27-0xeb2a undefined */
5956
5957 case 0xeb2c: /* STCMH - store characters under mask */
5958 case 0xeb2d: /* STCMY - store characters under mask */
5959 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
5960 if (record_full_arch_list_add_mem (oaddr, s390_popcnt (inib[3])))
5961 return -1;
5962 break;
5963
5964 /* 0xeb2e undefined */
5965 /* 0xeb2f privileged */
5966
5967 case 0xeb30: /* CSG - compare and swap */
5968 case 0xebe4: /* LANG - load and and */
5969 case 0xebe6: /* LAOG - load and or */
5970 case 0xebe7: /* LAXG - load and xor */
5971 case 0xebe8: /* LAAG - load and add */
5972 case 0xebea: /* LAALG - load and add logical */
5973 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
5974 if (record_full_arch_list_add_mem (oaddr, 8))
5975 return -1;
5976 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
5977 return -1;
5978 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5979 return -1;
5980 break;
5981
5982 case 0xeb31: /* CDSY - compare double and swap */
5983 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
5984 if (record_full_arch_list_add_mem (oaddr, 8))
5985 return -1;
5986 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
5987 return -1;
5988 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
5989 return -1;
5990 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
5991 return -1;
5992 break;
5993
5994 /* 0xeb32-0xeb3d undefined */
5995
5996 case 0xeb3e: /* CDSG - compare double and swap */
5997 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
5998 if (record_full_arch_list_add_mem (oaddr, 16))
5999 return -1;
6000 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
6001 return -1;
6002 if (s390_record_gpr_g (gdbarch, regcache, inib[2] | 1))
6003 return -1;
6004 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6005 return -1;
6006 break;
6007
6008 /* 0xeb3f-0xeb43 undefined */
6009 /* 0xeb46-0xeb4b undefined */
6010 /* 0xeb4d-0xeb50 undefined */
6011
6012 case 0xeb52: /* MVIY - move */
6013 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
6014 if (record_full_arch_list_add_mem (oaddr, 1))
6015 return -1;
6016 break;
6017
6018 case 0xeb54: /* NIY - and */
6019 case 0xeb56: /* OIY - or */
6020 case 0xeb57: /* XIY - xor */
6021 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
6022 if (record_full_arch_list_add_mem (oaddr, 1))
6023 return -1;
6024 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6025 return -1;
6026 break;
6027
6028 /* 0xeb53 undefined */
6029 /* 0xeb58-0xeb69 undefined */
6030
6031 case 0xeb6a: /* ASI - add immediate */
6032 case 0xeb6e: /* ALSI - add immediate */
6033 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
6034 if (record_full_arch_list_add_mem (oaddr, 4))
6035 return -1;
6036 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6037 return -1;
6038 break;
6039
6040 /* 0xeb6b-0xeb6d undefined */
6041 /* 0xeb6f-0xeb79 undefined */
6042
6043 case 0xeb7a: /* AGSI - add immediate */
6044 case 0xeb7e: /* ALGSI - add immediate */
6045 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], ibyte[4]);
6046 if (record_full_arch_list_add_mem (oaddr, 8))
6047 return -1;
6048 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6049 return -1;
6050 break;
6051
6052 /* 0xeb7b-0xeb7d undefined */
6053 /* 0xeb7f undefined */
6054
6055 case 0xeb80: /* ICMH - insert characters under mask */
6056 /* 32-bit high gpr destination + flags */
6057 if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
6058 return -1;
6059 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6060 return -1;
6061 break;
6062
6063 /* 0xeb82-0xeb8d undefined */
6064
6065 case 0xeb8e: /* MVCLU - move long unicode [partial] */
6066 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + inib[2], &tmp);
6067 oaddr = s390_record_address_mask (gdbarch, regcache, tmp);
6068 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM + (inib[2] | 1), &tmp);
6069 if (record_full_arch_list_add_mem (oaddr, tmp))
6070 return -1;
6071 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
6072 return -1;
6073 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
6074 return -1;
6075 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
6076 return -1;
6077 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[3] | 1)))
6078 return -1;
6079 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6080 return -1;
6081 break;
6082
6083 case 0xeb8f: /* CLCLU - compare logical long unicode [partial] */
6084 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
6085 return -1;
6086 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[2] | 1)))
6087 return -1;
6088 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
6089 return -1;
6090 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + (inib[3] | 1)))
6091 return -1;
6092 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6093 return -1;
6094 break;
6095
6096 /* 0xeb91-0xeb95 undefined */
6097
6098 case 0xeb96: /* LMH - load multiple high */
6099 for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
6100 if (s390_record_gpr_h (gdbarch, regcache, i))
6101 return -1;
6102 if (s390_record_gpr_h (gdbarch, regcache, inib[3]))
6103 return -1;
6104 break;
6105
6106 /* 0xeb97 undefined */
6107
6108 case 0xeb98: /* LMY - load multiple */
6109 for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
6110 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + i))
6111 return -1;
6112 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
6113 return -1;
6114 break;
6115
6116 /* 0xeb99 undefined */
6117
6118 case 0xeb9a: /* LAMY - load access multiple */
6119 for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
6120 if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + i))
6121 return -1;
6122 if (record_full_arch_list_add_reg (regcache, S390_A0_REGNUM + inib[3]))
6123 return -1;
6124 break;
6125
6126 /* 0xeb9c-0xebbf undefined */
6127 /* 0xebc1-0xebdb undefined */
6128 /* 0xebe5 undefined */
6129 /* 0xebe9 undefined */
6130 /* 0xebeb-0xebf1 undefined */
6131 /* 0xebf5 undefined */
6132 /* 0xebf9 undefined */
6133 /* 0xebfb-0xebff undefined */
6134
6135 /* 0xed00-0xed03 undefined */
6136
6137 case 0xed04: /* LDEB - load lengthened */
6138 case 0xed0c: /* MDEB - multiply */
6139 case 0xed0d: /* DEB - divide */
6140 case 0xed14: /* SQEB - square root */
6141 case 0xed15: /* SQDB - square root */
6142 case 0xed17: /* MEEB - multiply */
6143 case 0xed1c: /* MDB - multiply */
6144 case 0xed1d: /* DDB - divide */
6145 /* float destination + fpc */
6146 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
6147 return -1;
6148 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
6149 return -1;
6150 break;
6151
6152 case 0xed05: /* LXDB - load lengthened */
6153 case 0xed06: /* LXEB - load lengthened */
6154 case 0xed07: /* MXDB - multiply */
6155 /* float pair destination + fpc */
6156 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
6157 return -1;
6158 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[2] | 2)))
6159 return -1;
6160 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
6161 return -1;
6162 break;
6163
6164 case 0xed0a: /* AEB - add */
6165 case 0xed0b: /* SEB - subtract */
6166 case 0xed1a: /* ADB - add */
6167 case 0xed1b: /* SDB - subtract */
6168 /* float destination + flags + fpc */
6169 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
6170 return -1;
6171 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6172 return -1;
6173 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
6174 return -1;
6175 break;
6176
6177 case 0xed0e: /* MAEB - multiply and add */
6178 case 0xed0f: /* MSEB - multiply and subtract */
6179 case 0xed1e: /* MADB - multiply and add */
6180 case 0xed1f: /* MSDB - multiply and subtract */
6181 case 0xed40: /* SLDT - shift significand left */
6182 case 0xed41: /* SRDT - shift significand right */
6183 case 0xedaa: /* CDZT - convert from zoned */
6184 case 0xedae: /* CDPT - convert from packed */
6185 /* float destination [RXF] + fpc */
6186 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[8]))
6187 return -1;
6188 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
6189 return -1;
6190 break;
6191
6192 /* 0xed13 undefined */
6193 /* 0xed16 undefined */
6194 /* 0xed20-0xed23 undefined */
6195
6196 case 0xed24: /* LDE - load lengthened */
6197 case 0xed34: /* SQE - square root */
6198 case 0xed35: /* SQD - square root */
6199 case 0xed37: /* MEE - multiply */
6200 case 0xed64: /* LEY - load */
6201 case 0xed65: /* LDY - load */
6202 /* float destination */
6203 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
6204 return -1;
6205 break;
6206
6207 case 0xed25: /* LXD - load lengthened */
6208 case 0xed26: /* LXE - load lengthened */
6209 /* float pair destination */
6210 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[2]))
6211 return -1;
6212 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[2] | 2)))
6213 return -1;
6214 break;
6215
6216 /* 0xed27-0xed2d undefined */
6217
6218 case 0xed2e: /* MAE - multiply and add */
6219 case 0xed2f: /* MSE - multiply and subtract */
6220 case 0xed38: /* MAYL - multiply and add unnormalized */
6221 case 0xed39: /* MYL - multiply unnormalized */
6222 case 0xed3c: /* MAYH - multiply and add unnormalized */
6223 case 0xed3d: /* MYH - multiply unnormalized */
6224 case 0xed3e: /* MAD - multiply and add */
6225 case 0xed3f: /* MSD - multiply and subtract */
6226 /* float destination [RXF] */
6227 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[8]))
6228 return -1;
6229 break;
6230
6231 /* 0xed30-0xed33 undefined */
6232 /* 0xed36 undefined */
6233
6234 case 0xed3a: /* MAY - multiply and add unnormalized */
6235 case 0xed3b: /* MY - multiply unnormalized */
6236 /* float pair destination [RXF] */
6237 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[8]))
6238 return -1;
6239 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[8] | 2)))
6240 return -1;
6241 break;
6242
6243 /* 0xed42-0xed47 undefined */
6244
6245 case 0xed48: /* SLXT - shift significand left */
6246 case 0xed49: /* SRXT - shift significand right */
6247 case 0xedab: /* CXZT - convert from zoned */
6248 case 0xedaf: /* CXPT - convert from packed */
6249 /* float pair destination [RXF] + fpc */
6250 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + inib[8]))
6251 return -1;
6252 if (record_full_arch_list_add_reg (regcache, S390_F0_REGNUM + (inib[8] | 2)))
6253 return -1;
6254 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
6255 return -1;
6256 break;
6257
6258 /* 0xed4a-0xed4f undefined */
6259 /* 0xed52-0xed53 undefined */
6260 /* 0xed56-0xed57 undefined */
6261 /* 0xed5a-0xed63 undefined */
6262 /* 0xed68-0xeda7 undefined */
6263
6264 case 0xeda8: /* CZDT - convert to zoned */
6265 case 0xeda9: /* CZXT - convert to zoned */
6266 case 0xedac: /* CPDT - convert to packed */
6267 case 0xedad: /* CPXT - convert to packed */
6268 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
6269 if (record_full_arch_list_add_mem (oaddr, ibyte[1] + 1))
6270 return -1;
6271 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6272 return -1;
6273 break;
6274
6275 /* 0xedb0-0xedff undefined */
6276
6277 default:
6278 goto UNKNOWN_OP;
6279 }
6280 break;
6281
6282 /* 0xe4 undefined */
6283
6284 case 0xe5:
6285 /* SSE/SIL-format instruction */
6286 switch (insn[0])
6287 {
6288 /* 0xe500-0xe509 undefined, privileged, or unsupported */
6289
6290 case 0xe50a: /* MVCRL - move right to left */
6291 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
6292 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
6293 if (record_full_arch_list_add_mem (oaddr, (tmp & 0xff) + 1))
6294 return -1;
6295 break;
6296
6297 /* 0xe50b-0xe543 undefined, privileged, or unsupported */
6298
6299 case 0xe544: /* MVHHI - move */
6300 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
6301 if (record_full_arch_list_add_mem (oaddr, 2))
6302 return -1;
6303 break;
6304
6305 /* 0xe545-0xe547 undefined */
6306
6307 case 0xe548: /* MVGHI - move */
6308 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
6309 if (record_full_arch_list_add_mem (oaddr, 8))
6310 return -1;
6311 break;
6312
6313 /* 0xe549-0xe54b undefined */
6314
6315 case 0xe54c: /* MVHI - move */
6316 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
6317 if (record_full_arch_list_add_mem (oaddr, 4))
6318 return -1;
6319 break;
6320
6321 /* 0xe54d-0xe553 undefined */
6322
6323 case 0xe554: /* CHHSI - compare halfword immediate */
6324 case 0xe555: /* CLHHSI - compare logical immediate */
6325 case 0xe558: /* CGHSI - compare halfword immediate */
6326 case 0xe559: /* CLGHSI - compare logical immediate */
6327 case 0xe55c: /* CHSI - compare halfword immediate */
6328 case 0xe55d: /* CLFHSI - compare logical immediate */
6329 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6330 return -1;
6331 break;
6332
6333 /* 0xe556-0xe557 undefined */
6334 /* 0xe55a-0xe55b undefined */
6335 /* 0xe55e-0xe55f undefined */
6336
6337 case 0xe560: /* TBEGIN - transaction begin */
6338 /* The transaction will be immediately aborted after this
6339 instruction, due to single-stepping. This instruction is
6340 only supported so that the program can fail a few times
6341 and go to the non-transactional fallback. */
6342 if (inib[4])
6343 {
6344 /* Transaction diagnostic block - user. */
6345 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
6346 if (record_full_arch_list_add_mem (oaddr, 256))
6347 return -1;
6348 }
6349 /* Transaction diagnostic block - supervisor. */
6350 if (record_full_arch_list_add_reg (regcache, S390_TDB_DWORD0_REGNUM))
6351 return -1;
6352 if (record_full_arch_list_add_reg (regcache, S390_TDB_ABORT_CODE_REGNUM))
6353 return -1;
6354 if (record_full_arch_list_add_reg (regcache, S390_TDB_CONFLICT_TOKEN_REGNUM))
6355 return -1;
6356 if (record_full_arch_list_add_reg (regcache, S390_TDB_ATIA_REGNUM))
6357 return -1;
6358 for (i = 0; i < 16; i++)
6359 if (record_full_arch_list_add_reg (regcache, S390_TDB_R0_REGNUM + i))
6360 return -1;
6361 /* And flags. */
6362 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6363 return -1;
6364 break;
6365
6366 /* 0xe561 unsupported: TBEGINC */
6367 /* 0xe562-0xe5ff undefined */
6368
6369 default:
6370 goto UNKNOWN_OP;
6371 }
6372 break;
6373
6374 case 0xec:
6375 /* RIE/RIS/RRS-format instruction */
6376 switch (ibyte[0] << 8 | ibyte[5])
6377 {
6378 /* 0xec00-0xec41 undefined */
6379
6380 case 0xec42: /* LOCHI - load halfword immediate on condition */
6381 case 0xec51: /* RISBLG - rotate then insert selected bits low */
6382 /* 32-bit or native gpr destination */
6383 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
6384 return -1;
6385 break;
6386
6387 /* 0xec43 undefined */
6388
6389 case 0xec44: /* BRXHG - branch relative on index high */
6390 case 0xec45: /* BRXLG - branch relative on index low or equal */
6391 case 0xec46: /* LOCGHI - load halfword immediate on condition */
6392 case 0xec59: /* RISBGN - rotate then insert selected bits */
6393 /* 64-bit gpr destination */
6394 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
6395 return -1;
6396 break;
6397
6398 /* 0xec47-0xec4d undefined */
6399
6400 case 0xec4e: /* LOCHHI - load halfword immediate on condition */
6401 case 0xec5d: /* RISBHG - rotate then insert selected bits high */
6402 /* 32-bit high gpr destination */
6403 if (s390_record_gpr_h (gdbarch, regcache, inib[2]))
6404 return -1;
6405 break;
6406
6407 /* 0xec4f-0xec50 undefined */
6408 /* 0xec52-0xec53 undefined */
6409
6410 case 0xec54: /* RNSBG - rotate then and selected bits */
6411 case 0xec55: /* RISBG - rotate then insert selected bits */
6412 case 0xec56: /* ROSBG - rotate then or selected bits */
6413 case 0xec57: /* RXSBG - rotate then xor selected bits */
6414 case 0xecd9: /* AGHIK - add immediate */
6415 case 0xecdb: /* ALGHSIK - add logical immediate */
6416 /* 64-bit gpr destination + flags */
6417 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
6418 return -1;
6419 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6420 return -1;
6421 break;
6422
6423 /* 0xec58 undefined */
6424 /* 0xec5a-0xec5c undefined */
6425 /* 0xec5e-0xec63 undefined */
6426
6427 case 0xec64: /* CGRJ - compare and branch relative */
6428 case 0xec65: /* CLGRJ - compare logical and branch relative */
6429 case 0xec76: /* CRJ - compare and branch relative */
6430 case 0xec77: /* CLRJ - compare logical and branch relative */
6431 case 0xec7c: /* CGIJ - compare immediate and branch relative */
6432 case 0xec7d: /* CLGIJ - compare logical immediate and branch relative */
6433 case 0xec7e: /* CIJ - compare immediate and branch relative */
6434 case 0xec7f: /* CLIJ - compare logical immediate and branch relative */
6435 case 0xece4: /* CGRB - compare and branch */
6436 case 0xece5: /* CLGRB - compare logical and branch */
6437 case 0xecf6: /* CRB - compare and branch */
6438 case 0xecf7: /* CLRB - compare logical and branch */
6439 case 0xecfc: /* CGIB - compare immediate and branch */
6440 case 0xecfd: /* CLGIB - compare logical immediate and branch */
6441 case 0xecfe: /* CIB - compare immediate and branch */
6442 case 0xecff: /* CLIB - compare logical immediate and branch */
6443 break;
6444
6445 /* 0xec66-0xec6f undefined */
6446
6447 case 0xec70: /* CGIT - compare immediate and trap */
6448 case 0xec71: /* CLGIT - compare logical immediate and trap */
6449 case 0xec72: /* CIT - compare immediate and trap */
6450 case 0xec73: /* CLFIT - compare logical immediate and trap */
6451 /* fpc only - including possible DXC write for trapping insns */
6452 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
6453 return -1;
6454 break;
6455
6456 /* 0xec74-0xec75 undefined */
6457 /* 0xec78-0xec7b undefined */
6458
6459 /* 0xec80-0xecd7 undefined */
6460
6461 case 0xecd8: /* AHIK - add immediate */
6462 case 0xecda: /* ALHSIK - add logical immediate */
6463 /* 32-bit gpr destination + flags */
6464 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
6465 return -1;
6466 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6467 return -1;
6468 break;
6469
6470 /* 0xecdc-0xece3 undefined */
6471 /* 0xece6-0xecf5 undefined */
6472 /* 0xecf8-0xecfb undefined */
6473
6474 default:
6475 goto UNKNOWN_OP;
6476 }
6477 break;
6478
6479 case 0xee: /* PLO - perform locked operation */
6480 regcache_raw_read_unsigned (regcache, S390_R0_REGNUM, &tmp);
6481 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
6482 oaddr2 = s390_record_calc_disp (gdbarch, regcache, 0, insn[2], 0);
6483 if (!(tmp & 0x100))
6484 {
6485 uint8_t fc = tmp & 0xff;
6486 gdb_byte buf[8];
6487 switch (fc)
6488 {
6489 case 0x00: /* CL */
6490 /* op1c */
6491 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
6492 return -1;
6493 /* op3 */
6494 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
6495 return -1;
6496 break;
6497
6498 case 0x01: /* CLG */
6499 /* op1c */
6500 if (record_full_arch_list_add_mem (oaddr2 + 0x08, 8))
6501 return -1;
6502 /* op3 */
6503 if (record_full_arch_list_add_mem (oaddr2 + 0x28, 8))
6504 return -1;
6505 break;
6506
6507 case 0x02: /* CLGR */
6508 /* op1c */
6509 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
6510 return -1;
6511 /* op3 */
6512 if (s390_record_gpr_g (gdbarch, regcache, inib[3]))
6513 return -1;
6514 break;
6515
6516 case 0x03: /* CLX */
6517 /* op1c */
6518 if (record_full_arch_list_add_mem (oaddr2 + 0x00, 16))
6519 return -1;
6520 /* op3 */
6521 if (record_full_arch_list_add_mem (oaddr2 + 0x20, 16))
6522 return -1;
6523 break;
6524
6525 case 0x08: /* DCS */
6526 /* op3c */
6527 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[3]))
6528 return -1;
6529 /* fallthru */
6530 case 0x0c: /* CSST */
6531 /* op4 */
6532 if (record_full_arch_list_add_mem (oaddr2, 4))
6533 return -1;
6534 goto CS;
6535
6536 case 0x14: /* CSTST */
6537 /* op8 */
6538 if (target_read_memory (oaddr2 + 0x88, buf, 8))
6539 return -1;
6540 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6541 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6542 if (record_full_arch_list_add_mem (oaddr3, 4))
6543 return -1;
6544 /* fallthru */
6545 case 0x10: /* CSDST */
6546 /* op6 */
6547 if (target_read_memory (oaddr2 + 0x68, buf, 8))
6548 return -1;
6549 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6550 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6551 if (record_full_arch_list_add_mem (oaddr3, 4))
6552 return -1;
6553 /* op4 */
6554 if (target_read_memory (oaddr2 + 0x48, buf, 8))
6555 return -1;
6556 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6557 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6558 if (record_full_arch_list_add_mem (oaddr3, 4))
6559 return -1;
6560 /* fallthru */
6561 case 0x04: /* CS */
6562 CS:
6563 /* op1c */
6564 if (record_full_arch_list_add_reg (regcache, S390_R0_REGNUM + inib[2]))
6565 return -1;
6566 /* op2 */
6567 if (record_full_arch_list_add_mem (oaddr, 4))
6568 return -1;
6569 break;
6570
6571 case 0x09: /* DCSG */
6572 /* op3c */
6573 if (record_full_arch_list_add_mem (oaddr2 + 0x28, 8))
6574 return -1;
6575 goto CSSTG;
6576
6577 case 0x15: /* CSTSTG */
6578 /* op8 */
6579 if (target_read_memory (oaddr2 + 0x88, buf, 8))
6580 return -1;
6581 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6582 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6583 if (record_full_arch_list_add_mem (oaddr3, 8))
6584 return -1;
6585 /* fallthru */
6586 case 0x11: /* CSDSTG */
6587 /* op6 */
6588 if (target_read_memory (oaddr2 + 0x68, buf, 8))
6589 return -1;
6590 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6591 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6592 if (record_full_arch_list_add_mem (oaddr3, 8))
6593 return -1;
6594 /* fallthru */
6595 case 0x0d: /* CSSTG */
6596 CSSTG:
6597 /* op4 */
6598 if (target_read_memory (oaddr2 + 0x48, buf, 8))
6599 return -1;
6600 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6601 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6602 if (record_full_arch_list_add_mem (oaddr3, 8))
6603 return -1;
6604 /* fallthru */
6605 case 0x05: /* CSG */
6606 /* op1c */
6607 if (record_full_arch_list_add_mem (oaddr2 + 0x08, 8))
6608 return -1;
6609 /* op2 */
6610 if (record_full_arch_list_add_mem (oaddr, 8))
6611 return -1;
6612 break;
6613
6614 case 0x0a: /* DCSGR */
6615 /* op3c */
6616 if (s390_record_gpr_g (gdbarch, regcache, inib[3]))
6617 return -1;
6618 /* fallthru */
6619 case 0x0e: /* CSSTGR */
6620 /* op4 */
6621 if (record_full_arch_list_add_mem (oaddr2, 8))
6622 return -1;
6623 goto CSGR;
6624
6625 case 0x16: /* CSTSTGR */
6626 /* op8 */
6627 if (target_read_memory (oaddr2 + 0x88, buf, 8))
6628 return -1;
6629 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6630 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6631 if (record_full_arch_list_add_mem (oaddr3, 8))
6632 return -1;
6633 /* fallthru */
6634 case 0x12: /* CSDSTGR */
6635 /* op6 */
6636 if (target_read_memory (oaddr2 + 0x68, buf, 8))
6637 return -1;
6638 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6639 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6640 if (record_full_arch_list_add_mem (oaddr3, 8))
6641 return -1;
6642 /* op4 */
6643 if (target_read_memory (oaddr2 + 0x48, buf, 8))
6644 return -1;
6645 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6646 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6647 if (record_full_arch_list_add_mem (oaddr3, 8))
6648 return -1;
6649 /* fallthru */
6650 case 0x06: /* CSGR */
6651 CSGR:
6652 /* op1c */
6653 if (s390_record_gpr_g (gdbarch, regcache, inib[2]))
6654 return -1;
6655 /* op2 */
6656 if (record_full_arch_list_add_mem (oaddr, 8))
6657 return -1;
6658 break;
6659
6660 case 0x0b: /* DCSX */
6661 /* op3c */
6662 if (record_full_arch_list_add_mem (oaddr2 + 0x20, 16))
6663 return -1;
6664 goto CSSTX;
6665
6666 case 0x17: /* CSTSTX */
6667 /* op8 */
6668 if (target_read_memory (oaddr2 + 0x88, buf, 8))
6669 return -1;
6670 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6671 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6672 if (record_full_arch_list_add_mem (oaddr3, 16))
6673 return -1;
6674 /* fallthru */
6675 case 0x13: /* CSDSTX */
6676 /* op6 */
6677 if (target_read_memory (oaddr2 + 0x68, buf, 8))
6678 return -1;
6679 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6680 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6681 if (record_full_arch_list_add_mem (oaddr3, 16))
6682 return -1;
6683 /* fallthru */
6684 case 0x0f: /* CSSTX */
6685 CSSTX:
6686 /* op4 */
6687 if (target_read_memory (oaddr2 + 0x48, buf, 8))
6688 return -1;
6689 oaddr3 = extract_unsigned_integer (buf, 8, byte_order);
6690 oaddr3 = s390_record_address_mask (gdbarch, regcache, oaddr3);
6691 if (record_full_arch_list_add_mem (oaddr3, 16))
6692 return -1;
6693 /* fallthru */
6694 case 0x07: /* CSX */
6695 /* op1c */
6696 if (record_full_arch_list_add_mem (oaddr2 + 0x00, 16))
6697 return -1;
6698 /* op2 */
6699 if (record_full_arch_list_add_mem (oaddr, 16))
6700 return -1;
6701 break;
6702
6703 default:
6704 fprintf_unfiltered (gdb_stdlog, "Warning: Unknown PLO FC %02x at %s.\n",
6705 fc, paddress (gdbarch, addr));
6706 return -1;
6707 }
6708 }
6709 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6710 return -1;
6711 break;
6712
6713 case 0xef: /* LMD - load multiple disjoint */
6714 for (i = inib[2]; i != inib[3]; i++, i &= 0xf)
6715 if (s390_record_gpr_g (gdbarch, regcache, i))
6716 return -1;
6717 if (s390_record_gpr_g (gdbarch, regcache, inib[3]))
6718 return -1;
6719 break;
6720
6721 case 0xf0: /* SRP - shift and round decimal */
6722 case 0xf8: /* ZAP - zero and add */
6723 case 0xfa: /* AP - add decimal */
6724 case 0xfb: /* SP - subtract decimal */
6725 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
6726 if (record_full_arch_list_add_mem (oaddr, inib[2] + 1))
6727 return -1;
6728 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6729 return -1;
6730 /* DXC may be written */
6731 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
6732 return -1;
6733 break;
6734
6735 case 0xf1: /* MVO - move with offset */
6736 case 0xf2: /* PACK - pack */
6737 case 0xf3: /* UNPK - unpack */
6738 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
6739 if (record_full_arch_list_add_mem (oaddr, inib[2] + 1))
6740 return -1;
6741 break;
6742
6743 /* 0xf4-0xf7 undefined */
6744
6745 case 0xf9: /* CP - compare decimal */
6746 if (record_full_arch_list_add_reg (regcache, S390_PSWM_REGNUM))
6747 return -1;
6748 /* DXC may be written */
6749 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
6750 return -1;
6751 break;
6752
6753 case 0xfc: /* MP - multiply decimal */
6754 case 0xfd: /* DP - divide decimal */
6755 oaddr = s390_record_calc_disp (gdbarch, regcache, 0, insn[1], 0);
6756 if (record_full_arch_list_add_mem (oaddr, inib[2] + 1))
6757 return -1;
6758 /* DXC may be written */
6759 if (record_full_arch_list_add_reg (regcache, S390_FPC_REGNUM))
6760 return -1;
6761 break;
6762
6763 /* 0xfe-0xff undefined */
6764
6765 default:
6766 UNKNOWN_OP:
6767 fprintf_unfiltered (gdb_stdlog, "Warning: Don't know how to record %04x "
6768 "at %s.\n", insn[0], paddress (gdbarch, addr));
6769 return -1;
6770 }
6771
6772 if (record_full_arch_list_add_reg (regcache, S390_PSWA_REGNUM))
6773 return -1;
6774 if (record_full_arch_list_add_end ())
6775 return -1;
6776 return 0;
6777 }
6778
6779 /* Miscellaneous. */
6780
6781 /* Implement gdbarch_gcc_target_options. GCC does not know "-m32" or
6782 "-mcmodel=large". */
6783
6784 static std::string
6785 s390_gcc_target_options (struct gdbarch *gdbarch)
6786 {
6787 return gdbarch_ptr_bit (gdbarch) == 64 ? "-m64" : "-m31";
6788 }
6789
6790 /* Implement gdbarch_gnu_triplet_regexp. Target triplets are "s390-*"
6791 for 31-bit and "s390x-*" for 64-bit, while the BFD arch name is
6792 always "s390". Note that an s390x compiler supports "-m31" as
6793 well. */
6794
6795 static const char *
6796 s390_gnu_triplet_regexp (struct gdbarch *gdbarch)
6797 {
6798 return "s390x?";
6799 }
6800
6801 /* Implementation of `gdbarch_stap_is_single_operand', as defined in
6802 gdbarch.h. */
6803
6804 static int
6805 s390_stap_is_single_operand (struct gdbarch *gdbarch, const char *s)
6806 {
6807 return ((isdigit (*s) && s[1] == '(' && s[2] == '%') /* Displacement
6808 or indirection. */
6809 || *s == '%' /* Register access. */
6810 || isdigit (*s)); /* Literal number. */
6811 }
6812
6813 /* gdbarch init. */
6814
6815 /* Validate the range of registers. NAMES must be known at compile time. */
6816
6817 #define s390_validate_reg_range(feature, tdesc_data, start, names) \
6818 do \
6819 { \
6820 for (int i = 0; i < ARRAY_SIZE (names); i++) \
6821 if (!tdesc_numbered_register (feature, tdesc_data, start + i, names[i])) \
6822 return false; \
6823 } \
6824 while (0)
6825
6826 /* Validate the target description. Also numbers registers contained in
6827 tdesc. */
6828
6829 static bool
6830 s390_tdesc_valid (struct gdbarch_tdep *tdep,
6831 struct tdesc_arch_data *tdesc_data)
6832 {
6833 static const char *const psw[] = {
6834 "pswm", "pswa"
6835 };
6836 static const char *const gprs[] = {
6837 "r0", "r1", "r2", "r3", "r4", "r5", "r6", "r7",
6838 "r8", "r9", "r10", "r11", "r12", "r13", "r14", "r15"
6839 };
6840 static const char *const fprs[] = {
6841 "f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7",
6842 "f8", "f9", "f10", "f11", "f12", "f13", "f14", "f15"
6843 };
6844 static const char *const acrs[] = {
6845 "acr0", "acr1", "acr2", "acr3", "acr4", "acr5", "acr6", "acr7",
6846 "acr8", "acr9", "acr10", "acr11", "acr12", "acr13", "acr14", "acr15"
6847 };
6848 static const char *const gprs_lower[] = {
6849 "r0l", "r1l", "r2l", "r3l", "r4l", "r5l", "r6l", "r7l",
6850 "r8l", "r9l", "r10l", "r11l", "r12l", "r13l", "r14l", "r15l"
6851 };
6852 static const char *const gprs_upper[] = {
6853 "r0h", "r1h", "r2h", "r3h", "r4h", "r5h", "r6h", "r7h",
6854 "r8h", "r9h", "r10h", "r11h", "r12h", "r13h", "r14h", "r15h"
6855 };
6856 static const char *const tdb_regs[] = {
6857 "tdb0", "tac", "tct", "atia",
6858 "tr0", "tr1", "tr2", "tr3", "tr4", "tr5", "tr6", "tr7",
6859 "tr8", "tr9", "tr10", "tr11", "tr12", "tr13", "tr14", "tr15"
6860 };
6861 static const char *const vxrs_low[] = {
6862 "v0l", "v1l", "v2l", "v3l", "v4l", "v5l", "v6l", "v7l", "v8l",
6863 "v9l", "v10l", "v11l", "v12l", "v13l", "v14l", "v15l",
6864 };
6865 static const char *const vxrs_high[] = {
6866 "v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23", "v24",
6867 "v25", "v26", "v27", "v28", "v29", "v30", "v31",
6868 };
6869 static const char *const gs_cb[] = {
6870 "gsd", "gssm", "gsepla",
6871 };
6872 static const char *const gs_bc[] = {
6873 "bc_gsd", "bc_gssm", "bc_gsepla",
6874 };
6875
6876 const struct target_desc *tdesc = tdep->tdesc;
6877 const struct tdesc_feature *feature;
6878
6879 if (!tdesc_has_registers (tdesc))
6880 return false;
6881
6882 /* Core registers, i.e. general purpose and PSW. */
6883 feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.core");
6884 if (feature == NULL)
6885 return false;
6886
6887 s390_validate_reg_range (feature, tdesc_data, S390_PSWM_REGNUM, psw);
6888
6889 if (tdesc_unnumbered_register (feature, "r0"))
6890 {
6891 s390_validate_reg_range (feature, tdesc_data, S390_R0_REGNUM, gprs);
6892 }
6893 else
6894 {
6895 tdep->have_upper = true;
6896 s390_validate_reg_range (feature, tdesc_data, S390_R0_REGNUM,
6897 gprs_lower);
6898 s390_validate_reg_range (feature, tdesc_data, S390_R0_UPPER_REGNUM,
6899 gprs_upper);
6900 }
6901
6902 /* Floating point registers. */
6903 feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.fpr");
6904 if (feature == NULL)
6905 return false;
6906
6907 if (!tdesc_numbered_register (feature, tdesc_data, S390_FPC_REGNUM, "fpc"))
6908 return false;
6909
6910 s390_validate_reg_range (feature, tdesc_data, S390_F0_REGNUM, fprs);
6911
6912 /* Access control registers. */
6913 feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.acr");
6914 if (feature == NULL)
6915 return false;
6916
6917 s390_validate_reg_range (feature, tdesc_data, S390_A0_REGNUM, acrs);
6918
6919 /* Optional GNU/Linux-specific "registers". */
6920 feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.linux");
6921 if (feature)
6922 {
6923 tdesc_numbered_register (feature, tdesc_data,
6924 S390_ORIG_R2_REGNUM, "orig_r2");
6925
6926 if (tdesc_numbered_register (feature, tdesc_data,
6927 S390_LAST_BREAK_REGNUM, "last_break"))
6928 tdep->have_linux_v1 = true;
6929
6930 if (tdesc_numbered_register (feature, tdesc_data,
6931 S390_SYSTEM_CALL_REGNUM, "system_call"))
6932 tdep->have_linux_v2 = true;
6933
6934 if (tdep->have_linux_v2 && !tdep->have_linux_v1)
6935 return false;
6936 }
6937
6938 /* Transaction diagnostic block. */
6939 feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.tdb");
6940 if (feature)
6941 {
6942 s390_validate_reg_range (feature, tdesc_data, S390_TDB_DWORD0_REGNUM,
6943 tdb_regs);
6944 tdep->have_tdb = true;
6945 }
6946
6947 /* Vector registers. */
6948 feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.vx");
6949 if (feature)
6950 {
6951 s390_validate_reg_range (feature, tdesc_data, S390_V0_LOWER_REGNUM,
6952 vxrs_low);
6953 s390_validate_reg_range (feature, tdesc_data, S390_V16_REGNUM,
6954 vxrs_high);
6955 tdep->have_vx = true;
6956 }
6957
6958 /* Guarded-storage registers. */
6959 feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.gs");
6960 if (feature)
6961 {
6962 s390_validate_reg_range (feature, tdesc_data, S390_GSD_REGNUM, gs_cb);
6963 tdep->have_gs = true;
6964 }
6965
6966 /* Guarded-storage broadcast control. */
6967 feature = tdesc_find_feature (tdesc, "org.gnu.gdb.s390.gsbc");
6968 if (feature)
6969 {
6970 if (!tdep->have_gs)
6971 return false;
6972 s390_validate_reg_range (feature, tdesc_data, S390_BC_GSD_REGNUM,
6973 gs_bc);
6974 }
6975
6976 return true;
6977 }
6978
6979 /* Allocate and initialize new gdbarch_tdep. Caller is responsible to free
6980 memory after use. */
6981
6982 static struct gdbarch_tdep *
6983 s390_gdbarch_tdep_alloc ()
6984 {
6985 struct gdbarch_tdep *tdep = XCNEW (struct gdbarch_tdep);
6986
6987 tdep->tdesc = NULL;
6988
6989 tdep->abi = ABI_NONE;
6990 tdep->vector_abi = S390_VECTOR_ABI_NONE;
6991
6992 tdep->gpr_full_regnum = -1;
6993 tdep->v0_full_regnum = -1;
6994 tdep->pc_regnum = -1;
6995 tdep->cc_regnum = -1;
6996
6997 tdep->have_upper = false;
6998 tdep->have_linux_v1 = false;
6999 tdep->have_linux_v2 = false;
7000 tdep->have_tdb = false;
7001 tdep->have_vx = false;
7002 tdep->have_gs = false;
7003
7004 tdep->s390_syscall_record = NULL;
7005
7006 return tdep;
7007 }
7008
7009 /* Set up gdbarch struct. */
7010
7011 static struct gdbarch *
7012 s390_gdbarch_init (struct gdbarch_info info, struct gdbarch_list *arches)
7013 {
7014 const struct target_desc *tdesc = info.target_desc;
7015 int first_pseudo_reg, last_pseudo_reg;
7016 static const char *const stap_register_prefixes[] = { "%", NULL };
7017 static const char *const stap_register_indirection_prefixes[] = { "(",
7018 NULL };
7019 static const char *const stap_register_indirection_suffixes[] = { ")",
7020 NULL };
7021
7022 struct gdbarch_tdep *tdep = s390_gdbarch_tdep_alloc ();
7023 struct gdbarch *gdbarch = gdbarch_alloc (&info, tdep);
7024 struct tdesc_arch_data *tdesc_data = tdesc_data_alloc ();
7025 info.tdesc_data = tdesc_data;
7026
7027 set_gdbarch_believe_pcc_promotion (gdbarch, 0);
7028 set_gdbarch_char_signed (gdbarch, 0);
7029
7030 /* S/390 GNU/Linux uses either 64-bit or 128-bit long doubles.
7031 We can safely let them default to 128-bit, since the debug info
7032 will give the size of type actually used in each case. */
7033 set_gdbarch_long_double_bit (gdbarch, 128);
7034 set_gdbarch_long_double_format (gdbarch, floatformats_ia64_quad);
7035
7036 set_gdbarch_type_align (gdbarch, s390_type_align);
7037
7038 /* Breakpoints. */
7039 /* Amount PC must be decremented by after a breakpoint. This is
7040 often the number of bytes returned by gdbarch_breakpoint_from_pc but not
7041 always. */
7042 set_gdbarch_decr_pc_after_break (gdbarch, 2);
7043 set_gdbarch_breakpoint_kind_from_pc (gdbarch, s390_breakpoint::kind_from_pc);
7044 set_gdbarch_sw_breakpoint_from_kind (gdbarch, s390_breakpoint::bp_from_kind);
7045
7046 /* Displaced stepping. */
7047 set_gdbarch_displaced_step_copy_insn (gdbarch,
7048 s390_displaced_step_copy_insn);
7049 set_gdbarch_displaced_step_fixup (gdbarch, s390_displaced_step_fixup);
7050 set_gdbarch_displaced_step_location (gdbarch, linux_displaced_step_location);
7051 set_gdbarch_displaced_step_hw_singlestep (gdbarch, s390_displaced_step_hw_singlestep);
7052 set_gdbarch_software_single_step (gdbarch, s390_software_single_step);
7053 set_gdbarch_max_insn_length (gdbarch, S390_MAX_INSTR_SIZE);
7054
7055 /* Prologue analysis. */
7056 set_gdbarch_skip_prologue (gdbarch, s390_skip_prologue);
7057
7058 /* Register handling. */
7059 set_gdbarch_num_regs (gdbarch, S390_NUM_REGS);
7060 set_gdbarch_sp_regnum (gdbarch, S390_SP_REGNUM);
7061 set_gdbarch_fp0_regnum (gdbarch, S390_F0_REGNUM);
7062 set_gdbarch_guess_tracepoint_registers (gdbarch,
7063 s390_guess_tracepoint_registers);
7064 set_gdbarch_stab_reg_to_regnum (gdbarch, s390_dwarf_reg_to_regnum);
7065 set_gdbarch_dwarf2_reg_to_regnum (gdbarch, s390_dwarf_reg_to_regnum);
7066 set_gdbarch_value_from_register (gdbarch, s390_value_from_register);
7067
7068 /* Pseudo registers. */
7069 set_gdbarch_pseudo_register_read (gdbarch, s390_pseudo_register_read);
7070 set_gdbarch_pseudo_register_write (gdbarch, s390_pseudo_register_write);
7071 set_tdesc_pseudo_register_name (gdbarch, s390_pseudo_register_name);
7072 set_tdesc_pseudo_register_type (gdbarch, s390_pseudo_register_type);
7073 set_tdesc_pseudo_register_reggroup_p (gdbarch,
7074 s390_pseudo_register_reggroup_p);
7075 set_gdbarch_ax_pseudo_register_collect (gdbarch,
7076 s390_ax_pseudo_register_collect);
7077 set_gdbarch_ax_pseudo_register_push_stack
7078 (gdbarch, s390_ax_pseudo_register_push_stack);
7079 set_gdbarch_gen_return_address (gdbarch, s390_gen_return_address);
7080
7081 /* Inferior function calls. */
7082 set_gdbarch_push_dummy_call (gdbarch, s390_push_dummy_call);
7083 set_gdbarch_dummy_id (gdbarch, s390_dummy_id);
7084 set_gdbarch_frame_align (gdbarch, s390_frame_align);
7085 set_gdbarch_return_value (gdbarch, s390_return_value);
7086
7087 /* Frame handling. */
7088 /* Stack grows downward. */
7089 set_gdbarch_inner_than (gdbarch, core_addr_lessthan);
7090 set_gdbarch_stack_frame_destroyed_p (gdbarch, s390_stack_frame_destroyed_p);
7091 dwarf2_frame_set_init_reg (gdbarch, s390_dwarf2_frame_init_reg);
7092 dwarf2_frame_set_adjust_regnum (gdbarch, s390_adjust_frame_regnum);
7093 dwarf2_append_unwinders (gdbarch);
7094 set_gdbarch_unwind_pc (gdbarch, s390_unwind_pc);
7095 set_gdbarch_unwind_sp (gdbarch, s390_unwind_sp);
7096
7097 switch (info.bfd_arch_info->mach)
7098 {
7099 case bfd_mach_s390_31:
7100 set_gdbarch_addr_bits_remove (gdbarch, s390_addr_bits_remove);
7101 break;
7102
7103 case bfd_mach_s390_64:
7104 set_gdbarch_long_bit (gdbarch, 64);
7105 set_gdbarch_long_long_bit (gdbarch, 64);
7106 set_gdbarch_ptr_bit (gdbarch, 64);
7107 set_gdbarch_address_class_type_flags (gdbarch,
7108 s390_address_class_type_flags);
7109 set_gdbarch_address_class_type_flags_to_name (gdbarch,
7110 s390_address_class_type_flags_to_name);
7111 set_gdbarch_address_class_name_to_type_flags (gdbarch,
7112 s390_address_class_name_to_type_flags);
7113 break;
7114 }
7115
7116 /* SystemTap functions. */
7117 set_gdbarch_stap_register_prefixes (gdbarch, stap_register_prefixes);
7118 set_gdbarch_stap_register_indirection_prefixes (gdbarch,
7119 stap_register_indirection_prefixes);
7120 set_gdbarch_stap_register_indirection_suffixes (gdbarch,
7121 stap_register_indirection_suffixes);
7122
7123 set_gdbarch_disassembler_options (gdbarch, &s390_disassembler_options);
7124 set_gdbarch_valid_disassembler_options (gdbarch,
7125 disassembler_options_s390 ());
7126
7127 /* Process record-replay */
7128 set_gdbarch_process_record (gdbarch, s390_process_record);
7129
7130 /* Miscellaneous. */
7131 set_gdbarch_stap_is_single_operand (gdbarch, s390_stap_is_single_operand);
7132 set_gdbarch_gcc_target_options (gdbarch, s390_gcc_target_options);
7133 set_gdbarch_gnu_triplet_regexp (gdbarch, s390_gnu_triplet_regexp);
7134
7135 /* Initialize the OSABI. */
7136 gdbarch_init_osabi (info, gdbarch);
7137
7138 /* Always create a default tdesc. Otherwise commands like 'set osabi'
7139 cause GDB to crash with an internal error when the user tries to set
7140 an unsupported OSABI. */
7141 if (!tdesc_has_registers (tdesc))
7142 {
7143 if (info.bfd_arch_info->mach == bfd_mach_s390_31)
7144 tdesc = tdesc_s390_linux32;
7145 else
7146 tdesc = tdesc_s390x_linux64;
7147 }
7148 tdep->tdesc = tdesc;
7149
7150 /* Check any target description for validity. */
7151 if (!s390_tdesc_valid (tdep, tdesc_data))
7152 {
7153 tdesc_data_cleanup (tdesc_data);
7154 xfree (tdep);
7155 gdbarch_free (gdbarch);
7156 return NULL;
7157 }
7158
7159 /* Determine vector ABI. */
7160 #ifdef HAVE_ELF
7161 if (tdep->have_vx
7162 && info.abfd != NULL
7163 && info.abfd->format == bfd_object
7164 && bfd_get_flavour (info.abfd) == bfd_target_elf_flavour
7165 && bfd_elf_get_obj_attr_int (info.abfd, OBJ_ATTR_GNU,
7166 Tag_GNU_S390_ABI_Vector) == 2)
7167 tdep->vector_abi = S390_VECTOR_ABI_128;
7168 #endif
7169
7170 /* Find a candidate among extant architectures. */
7171 for (arches = gdbarch_list_lookup_by_info (arches, &info);
7172 arches != NULL;
7173 arches = gdbarch_list_lookup_by_info (arches->next, &info))
7174 {
7175 struct gdbarch_tdep *tmp = gdbarch_tdep (arches->gdbarch);
7176 if (!tmp)
7177 continue;
7178 /* A program can 'choose' not to use the vector registers when they
7179 are present. Leading to the same tdesc but different tdep and
7180 thereby a different gdbarch. */
7181 if (tmp->vector_abi != tdep->vector_abi)
7182 continue;
7183
7184 tdesc_data_cleanup (tdesc_data);
7185 xfree (tdep);
7186 gdbarch_free (gdbarch);
7187 return arches->gdbarch;
7188 }
7189
7190 tdesc_use_registers (gdbarch, tdep->tdesc, tdesc_data);
7191 set_gdbarch_register_name (gdbarch, s390_register_name);
7192
7193 /* Assign pseudo register numbers. */
7194 first_pseudo_reg = gdbarch_num_regs (gdbarch);
7195 last_pseudo_reg = first_pseudo_reg;
7196 if (tdep->have_upper)
7197 {
7198 tdep->gpr_full_regnum = last_pseudo_reg;
7199 last_pseudo_reg += 16;
7200 }
7201 if (tdep->have_vx)
7202 {
7203 tdep->v0_full_regnum = last_pseudo_reg;
7204 last_pseudo_reg += 16;
7205 }
7206 tdep->pc_regnum = last_pseudo_reg++;
7207 tdep->cc_regnum = last_pseudo_reg++;
7208 set_gdbarch_pc_regnum (gdbarch, tdep->pc_regnum);
7209 set_gdbarch_num_pseudo_regs (gdbarch, last_pseudo_reg - first_pseudo_reg);
7210
7211 /* Frame handling. */
7212 frame_base_append_sniffer (gdbarch, dwarf2_frame_base_sniffer);
7213 frame_unwind_append_unwinder (gdbarch, &s390_stub_frame_unwind);
7214 frame_unwind_append_unwinder (gdbarch, &s390_frame_unwind);
7215 frame_base_set_default (gdbarch, &s390_frame_base);
7216
7217 return gdbarch;
7218 }
7219
7220 void _initialize_s390_tdep ();
7221 void
7222 _initialize_s390_tdep ()
7223 {
7224 /* Hook us into the gdbarch mechanism. */
7225 register_gdbarch_init (bfd_arch_s390, s390_gdbarch_init);
7226
7227 initialize_tdesc_s390_linux32 ();
7228 initialize_tdesc_s390x_linux64 ();
7229 }