1 2019-11-14 Jan Beulich <jbeulich@suse.com>
3 * i386-gen.c (opcode_modifiers): Remove JumpDword, JumpByte,
4 JumpInterSegment, and JumpAbsolute entries.
5 * i386-opc.h (JUMP, JUMP_DWORD, JUMP_BYTE, JUMP_INTERSEGMENT,
6 JUMP_ABSOLUTE): Define.
7 (struct i386_opcode_modifier): Extend jump field to 3 bits.
8 Remove jumpdword, jumpbyte, jumpintersegment, and jumpabsolute
10 * i386-opc.tbl (JumpByte, JumpDword, JumpAbsolute,
11 JumpInterSegment): Define.
12 * i386-tbl.h: Re-generate.
14 2019-11-14 Jan Beulich <jbeulich@suse.com>
16 * i386-gen.c (operand_type_init): Remove
17 OPERAND_TYPE_JUMPABSOLUTE entry.
18 (opcode_modifiers): Add JumpAbsolute entry.
19 (operand_types): Remove JumpAbsolute entry.
20 * i386-opc.h (JumpAbsolute): Move between enums.
21 (struct i386_opcode_modifier): Add jumpabsolute field.
22 (union i386_operand_type): Remove jumpabsolute field.
23 * i386-opc.tbl (call, lcall, jmp, ljmp): Move JumpAbsolute.
24 * i386-init.h, i386-tbl.h: Re-generate.
26 2019-11-14 Jan Beulich <jbeulich@suse.com>
28 * i386-gen.c (opcode_modifiers): Add AnySize entry.
29 (operand_types): Remove AnySize entry.
30 * i386-opc.h (AnySize): Move between enums.
31 (struct i386_opcode_modifier): Add anysize field.
32 (OTUnused): Un-comment.
33 (union i386_operand_type): Remove anysize field.
34 * i386-opc.tbl (lea, invlpg, clflush, prefetchnta, prefetcht0,
35 prefetcht1, prefetcht2, prefetchtw, bndmk, bndcl, bndcu, bndcn,
36 bndstx, bndldx, prefetchwt1, clflushopt, clwb, cldemote): Move
38 * i386-tbl.h: Re-generate.
40 2019-11-12 Nelson Chu <nelson.chu@sifive.com>
42 * riscv-opc.c (riscv_insn_types): Replace the INSN_CLASS_I with
43 INSN_CLASS_F and the INSN_CLASS_C with INSN_CLASS_F_AND_C if we
44 use the floating point register (FPR).
46 2019-11-12 Mihail Ionescu <mihail.ionescu@arm.com>
48 * opcodes/arm-dis.c (mve_opcodes): Enable VMOV imm to vec with
50 (is_mve_encoding_conflict): Update cmode conflict checks for
53 2019-11-12 Jan Beulich <jbeulich@suse.com>
55 * i386-gen.c (operand_type_init): Remove OPERAND_TYPE_ESSEG
57 (operand_types): Remove EsSeg entry.
58 (main): Replace stale use of OTMax.
59 * i386-opc.h (IS_STRING_ES_OP0, IS_STRING_ES_OP1): Define.
60 (struct i386_opcode_modifier): Expand isstring field to 2 bits.
62 (OTUnused): Comment out.
63 (union i386_operand_type): Remove esseg field.
64 * i386-opc.tbl (IsStringEsOp0, IsStringEsOp1): Define.
65 (cmps, scmp, scas, ssca, cmpsd): Add IsStringEsOp0.
66 (ins, movs, smov, movsd): Add IsStringEsOpOp1.
67 (stos, ssto): Add IsStringEsOp0/IsStringEsOpOp1.
68 * i386-init.h, i386-tbl.h: Re-generate.
70 2019-11-12 Jan Beulich <jbeulich@suse.com>
72 * i386-gen.c (operand_instances): Add RegB entry.
73 * i386-opc.h (enum operand_instance): Add RegB.
74 * i386-opc.tbl (RegC, RegD, RegB): Define.
75 (Acc, ShiftCount, InOutPortReg): Adjust definitions.
76 (monitor, mwait, invlpga, skinit, vmload, vmrun, vmsave, clzero,
77 monitorx, mwaitx): Drop ImmExt and convert encodings
79 * i386-reg.tbl (ecx, rcx): Add Instance=RegC.
80 (edx, rdx): Add Instance=RegD.
81 (ebx, rbx): Add Instance=RegB.
82 * i386-tbl.h: Re-generate.
84 2019-11-12 Jan Beulich <jbeulich@suse.com>
86 * i386-gen.c (operand_type_init): Adjust
87 OPERAND_TYPE_INOUTPORTREG, OPERAND_TYPE_SHIFTCOUNT,
88 OPERAND_TYPE_FLOATACC, OPERAND_TYPE_ACC8, OPERAND_TYPE_ACC16,
89 OPERAND_TYPE_ACC32, and OPERAND_TYPE_ACC64 entries.
90 (operand_instances): New.
91 (operand_types): Drop InOutPortReg, ShiftCount, and Acc entries.
92 (output_operand_type): New parameter "instance". Process it.
93 (process_i386_operand_type): New local variable "instance".
94 (main): Adjust static assertions.
95 * i386-opc.h (INSTANCE_WIDTH): Define.
96 (enum operand_instance): New.
97 (Acc, InOutPortReg, ShiftCount): Replace by ClassInstance.
98 (union i386_operand_type): Replace acc, inoutportreg, and
99 shiftcount by instance.
100 * i386-opc.tbl (Acc, InOutPortReg, ShiftCount): Define.
101 * i386-reg.tbl (st, al, cl, ax, dx, eax, rax, xmm0, st(0)):
103 * i386-init.h, i386-tbl.h: Re-generate.
105 2019-11-11 Jan Beulich <jbeulich@suse.com>
107 * aarch64-tbl.h (aarch64_opcode_table): Switch SVE2's
108 smaxp/sminp entries' "tied_operand" field to 2.
110 2019-11-11 Jan Beulich <jbeulich@suse.com>
112 * aarch64-opc.c (operand_general_constraint_met_p): Replace
113 "index" local variable by that of the already existing "num".
115 2019-11-08 H.J. Lu <hongjiu.lu@intel.com>
118 * i386-opc.tbl: Remove IgnoreSize from cmpsd and movsd.
119 * i386-tbl.h: Regenerated.
121 2019-11-08 Jan Beulich <jbeulich@suse.com>
123 * i386-gen.c (operand_type_init): Add Class= to
124 OPERAND_TYPE_REGMASK and OPERAND_TYPE_REGBND entries. Move up
125 OPERAND_TYPE_REGBND entry.
126 (operand_classes): Add RegMask and RegBND entries.
127 (operand_types): Drop RegMask and RegBND entry.
128 * i386-opc.h (enum operand_class): Add RegMask and RegBND.
129 (RegMask, RegBND): Delete.
130 (union i386_operand_type): Remove regmask and regbnd fields.
131 * i386-opc.tbl (RegMask, RegBND): Define.
132 * i386-reg.tbl: Replace RegMask by Class=RegMask and RegBND by
134 * i386-init.h, i386-tbl.h: Re-generate.
136 2019-11-08 Jan Beulich <jbeulich@suse.com>
138 * i386-gen.c (operand_type_init): Add Class= to
139 OPERAND_TYPE_REGMMX, OPERAND_TYPE_REGXMM, OPERAND_TYPE_REGYMM, and
140 OPERAND_TYPE_REGZMM entries.
141 (operand_classes): Add RegMMX and RegSIMD entries.
142 (operand_types): Drop RegMMX and RegSIMD entries.
143 * i386-opc.h (enum operand_class): Add RegMMX and RegSIMD.
144 (RegMMX, RegSIMD): Delete.
145 (union i386_operand_type): Remove regmmx and regsimd fields.
146 * i386-opc.tbl (RegMMX): Define.
147 (RegXMM, RegYMM, RegZMM): Add Class=.
148 * i386-reg.tbl: Replace RegMMX by Class=RegMMX and RegSIMD by
150 * i386-init.h, i386-tbl.h: Re-generate.
152 2019-11-08 Jan Beulich <jbeulich@suse.com>
154 * i386-gen.c (operand_type_init): Add Class= to
155 OPERAND_TYPE_CONTROL, OPERAND_TYPE_TEST, and OPERAND_TYPE_DEBUG
157 (operand_classes): Add RegCR, RegDR, and RegTR entries.
158 (operand_types): Drop Control, Debug, and Test entries.
159 * i386-opc.h (enum operand_class): Add RegCR, RegDR, and RegTR.
160 (Control, Debug, Test): Delete.
161 (union i386_operand_type): Remove control, debug, and test
163 * i386-opc.tbl (Control, Debug, Test): Define.
164 * i386-reg.tbl: Replace Control by Class=RegCR, Debug by
165 Class=RegDR, and Test by Class=RegTR.
166 * i386-init.h, i386-tbl.h: Re-generate.
168 2019-11-08 Jan Beulich <jbeulich@suse.com>
170 * i386-gen.c (operand_type_init): Add Class= to
171 OPERAND_TYPE_SREG entry.
172 (operand_classes): Add SReg entry.
173 (operand_types): Drop SReg entry.
174 * i386-opc.h (enum operand_class): Add SReg.
176 (union i386_operand_type): Remove sreg field.
177 * i386-opc.tbl (SReg): Define.
178 * i386-reg.tbl: Replace SReg by Class=SReg.
179 * i386-init.h, i386-tbl.h: Re-generate.
181 2019-11-08 Jan Beulich <jbeulich@suse.com>
183 * i386-gen.c (operand_type_init): Add Class=. New
184 OPERAND_TYPE_ANYIMM entry.
185 (operand_classes): New.
186 (operand_types): Drop Reg entry.
187 (output_operand_type): New parameter "class". Process it.
188 (process_i386_operand_type): New local variable "class".
189 (main): Adjust static assertions.
190 * i386-opc.h (CLASS_WIDTH): Define.
191 (enum operand_class): New.
192 (Reg): Replace by Class. Adjust comment.
193 (union i386_operand_type): Replace reg by class.
194 * i386-opc.tbl (Reg8, Reg16, Reg32, Reg64, FloatReg): Add
196 * i386-reg.tbl: Replace Reg by Class=Reg.
197 * i386-init.h: Re-generate.
199 2019-11-07 Mihail Ionescu <mihail.ionescu@arm.com>
201 * opcodes/aarch64-tbl.h (V8_6_INSN): New macro for v8.6 instructions.
202 (aarch64_opcode_table): Add data gathering hint mnemonic.
203 * opcodes/aarch64-dis-2.c: Account for new instruction.
205 2019-11-07 Mihail Ionescu <mihail.ionescu@arm.com>
207 * arm-dis.c (neon_opcodes): Add i8mm SIMD instructions.
210 2019-11-07 Mihail Ionescu <mihail.ionescu@arm.com>
212 * aarch64-tbl.h (aarch64_feature_i8mm_sve, aarch64_feature_f32mm_sve,
213 aarch64_feature_f64mm_sve, aarch64_feature_i8mm, aarch64_feature_f32mm,
214 aarch64_feature_f64mm): New feature sets.
215 (INT8MATMUL_INSN, F64MATMUL_SVE_INSN, F64MATMUL_INSN,
216 F32MATMUL_SVE_INSN, F32MATMUL_INSN): New macros to define matrix multiply
218 (I8MM_SVE, F32MM_SVE, F64MM_SVE, I8MM, F32MM, F64MM): New feature set
220 (QL_MMLA64, OP_SVE_SBB): New qualifiers.
221 (OP_SVE_QQQ): New qualifier.
222 (INT8MATMUL_SVE_INSNC, F64MATMUL_SVE_INSNC,
223 F32MATMUL_SVE_INSNC): New feature set for bfloat16 instructions to support
224 the movprfx constraint.
225 (aarch64_opcode_table): Support for SVE_ADDR_RI_S4x32.
226 (aarch64_opcode_table): Define new instructions smmla,
227 ummla, usmmla, usdot, sudot, fmmla, ld1rob, ld1roh, ld1row, ld1rod,
229 * aarch64-opc.c (operand_general_constraint_met_p): Handle
230 AARCH64_OPND_SVE_ADDR_RI_S4x32.
231 (aarch64_print_operand): Handle AARCH64_OPND_SVE_ADDR_RI_S4x32.
232 * aarch64-dis-2.c (aarch64_opcode_lookup_1, aarch64_find_next_opcode):
233 Account for new instructions.
234 * opcodes/aarch64-asm-2.c (aarch64_insert_operand): Support the new
236 * aarch64-opc-2.c (aarch64_operands): Support the new S4x32 operand.
238 2019-11-07 Mihail Ionescu <mihail.ionescu@arm.com>
239 2019-11-07 Matthew Malcomson <matthew.malcomson@arm.com>
241 * arm-dis.c (select_arm_features): Update bfd_march_arm_8 with
243 (coprocessor_opcodes): Add bfloat16 vcvt{t,b}.
244 (neon_opcodes): Add bfloat SIMD instructions.
245 (print_insn_coprocessor): Add new control character %b to print
246 condition code without checking cp_num.
247 (print_insn_neon): Account for BFloat16 instructions that have no
248 special top-byte handling.
250 2019-11-07 Mihail Ionescu <mihail.ionescu@arm.com>
251 2019-11-07 Matthew Malcomson <matthew.malcomson@arm.com>
253 * arm-dis.c (print_insn_coprocessor,
254 print_insn_generic_coprocessor): Create wrapper functions around
255 the implementation of the print_insn_coprocessor control codes.
256 (print_insn_coprocessor_1): Original print_insn_coprocessor
257 function that now takes which array to look at as an argument.
258 (print_insn_arm): Use both print_insn_coprocessor and
259 print_insn_generic_coprocessor.
260 (print_insn_thumb32): As above.
262 2019-11-07 Mihail Ionescu <mihail.ionescu@arm.com>
263 2019-11-07 Matthew Malcomson <matthew.malcomson@arm.com>
265 * aarch64-asm.c (aarch64_ins_reglane): Use AARCH64_OPND_QLF_S_2H
266 in reglane special case.
267 * aarch64-dis-2.c (aarch64_opcode_lookup_1,
268 aarch64_find_next_opcode): Account for new instructions.
269 * aarch64-dis.c (aarch64_ext_reglane): Use AARCH64_OPND_QLF_S_2H
270 in reglane special case.
271 * aarch64-opc.c (struct operand_qualifier_data): Add data for
272 new AARCH64_OPND_QLF_S_2H qualifier.
273 * aarch64-tbl.h (QL_BFDOT QL_BFDOT64, QL_BFDOT64I, QL_BFMMLA2,
274 QL_BFCVT64, QL_BFCVTN64, QL_BFCVTN2_64): New qualifiers.
275 (aarch64_feature_bfloat16, aarch64_feature_bfloat16_sve): New feature
277 (BFLOAT_SVE, BFLOAT): New feature set macros.
278 (BFLOAT_SVE_INSN, BFLOAT_INSN): New macros to define BFloat16
280 (aarch64_opcode_table): Define new instructions bfdot,
281 bfmmla, bfcvt, bfcvtnt, bfdot, bfdot, bfcvtn, bfmlal[b/t]
284 2019-11-07 Mihail Ionescu <mihail.ionescu@arm.com>
285 2019-11-07 Matthew Malcomson <matthew.malcomson@arm.com>
287 * aarch64-tbl.h (ARMV8_6): New macro.
289 2019-11-07 Jan Beulich <jbeulich@suse.com>
291 * i386-dis.c (prefix_table): Add mcommit.
292 (rm_table): Add rdpru.
293 * i386-gen.c (cpu_flag_init): Adjust CPU_ZNVER2_FLAGS entry. Add
294 CPU_RDPRU_FLAGS and CPU_MCOMMIT_FLAGS entries.
295 (cpu_flags): Add CpuRDPRU and CpuMCOMMIT entries.
296 * i386-opc.h (CpuRDPRU, CpuMCOMMIT): New.
297 (union i386_cpu_flags): Add cpurdpru and cpumcommit fields.
298 * i386-opc.tbl (mcommit, rdpru): New.
299 * i386-init.h, i386-tbl.h: Re-generate.
301 2019-11-07 Jan Beulich <jbeulich@suse.com>
303 * i386-dis.c (OP_Mwait): Drop local variable "names", use
305 (OP_Monitor): Drop local variable "op1_names", re-purpose
306 "names" for it instead, and replace former "names" uses by
309 2019-11-07 Jan Beulich <jbeulich@suse.com>
312 * opcodes/i386-opc.tbl (movsd, cmpsd): Drop IgnoreSize from
314 * opcodes/i386-tbl.h: Re-generate.
316 2019-11-05 Jan Beulich <jbeulich@suse.com>
318 * i386-dis.c (OP_Mwaitx): Delete.
319 (prefix_table): Use OP_Mwait for mwaitx entry.
320 (OP_Mwait): Also handle mwaitx.
322 2019-11-05 Jan Beulich <jbeulich@suse.com>
324 * i386-dis.c (PREFIX_0F01_REG_7_MOD_3_RM_2,
325 PREFIX_0F01_REG_7_MOD_3_RM_3): New.
326 (prefix_table): Add respective entries.
327 (rm_table): Link to those entries.
329 2019-11-05 Jan Beulich <jbeulich@suse.com>
331 * i386-dis.c (REG_0F1C_MOD_0): Rename to ...
332 (REG_0F1C_P_0_MOD_0): ... this.
333 (REG_0F1E_MOD_3): Rename to ...
334 (REG_0F1E_P_1_MOD_3): ... this.
335 (RM_0F01_REG_5): Rename to ...
336 (RM_0F01_REG_5_MOD_3): ... this.
337 (RM_0F01_REG_7): Rename to ...
338 (RM_0F01_REG_7_MOD_3): ... this.
339 (RM_0F1E_MOD_3_REG_7): Rename to ...
340 (RM_0F1E_P_1_MOD_3_REG_7): ... this.
341 (RM_0FAE_REG_6): Rename to ...
342 (RM_0FAE_REG_6_MOD_3_P_0): ... this.
343 (RM_0FAE_REG_7): Rename to ...
344 (RM_0FAE_REG_7_MOD_3): ... this.
345 (PREFIX_MOD_0_0F01_REG_5): Rename to ...
346 (PREFIX_0F01_REG_5_MOD_0): ... this.
347 (PREFIX_MOD_3_0F01_REG_5_RM_0): Rename to ...
348 (PREFIX_0F01_REG_5_MOD_3_RM_0): ... this.
349 (PREFIX_MOD_3_0F01_REG_5_RM_2): Rename to ...
350 (PREFIX_0F01_REG_5_MOD_3_RM_2): ... this.
351 (PREFIX_0FAE_REG_0): Rename to ...
352 (PREFIX_0FAE_REG_0_MOD_3): ... this.
353 (PREFIX_0FAE_REG_1): Rename to ...
354 (PREFIX_0FAE_REG_1_MOD_3): ... this.
355 (PREFIX_0FAE_REG_2): Rename to ...
356 (PREFIX_0FAE_REG_2_MOD_3): ... this.
357 (PREFIX_0FAE_REG_3): Rename to ...
358 (PREFIX_0FAE_REG_3_MOD_3): ... this.
359 (PREFIX_MOD_0_0FAE_REG_4): Rename to ...
360 (PREFIX_0FAE_REG_4_MOD_0): ... this.
361 (PREFIX_MOD_3_0FAE_REG_4): Rename to ...
362 (PREFIX_0FAE_REG_4_MOD_3): ... this.
363 (PREFIX_MOD_0_0FAE_REG_5): Rename to ...
364 (PREFIX_0FAE_REG_5_MOD_0): ... this.
365 (PREFIX_MOD_3_0FAE_REG_5): Rename to ...
366 (PREFIX_0FAE_REG_5_MOD_3): ... this.
367 (PREFIX_MOD_0_0FAE_REG_6): Rename to ...
368 (PREFIX_0FAE_REG_6_MOD_0): ... this.
369 (PREFIX_MOD_1_0FAE_REG_6): Rename to ...
370 (PREFIX_0FAE_REG_6_MOD_3): ... this.
371 (PREFIX_0FAE_REG_7): Rename to ...
372 (PREFIX_0FAE_REG_7_MOD_0): ... this.
373 (PREFIX_MOD_0_0FC3): Rename to ...
374 (PREFIX_0FC3_MOD_0): ... this.
375 (PREFIX_MOD_0_0FC7_REG_6): Rename to ...
376 (PREFIX_0FC7_REG_6_MOD_0): ... this.
377 (PREFIX_MOD_3_0FC7_REG_6): Rename to ...
378 (PREFIX_0FC7_REG_6_MOD_3): ... this.
379 (PREFIX_MOD_3_0FC7_REG_7): Rename to ...
380 (PREFIX_0FC7_REG_7_MOD_3): ... this.
381 (reg_table, prefix_table, mod_table, rm_table): Adjust
384 2019-11-04 Nick Clifton <nickc@redhat.com>
386 * v850-dis.c (get_v850_sreg_name): New function. Returns the name
387 of a v850 system register. Move the v850_sreg_names array into
389 (get_v850_reg_name): Likewise for ordinary register names.
390 (get_v850_vreg_name): Likewise for vector register names.
391 (get_v850_cc_name): Likewise for condition codes.
392 * get_v850_float_cc_name): Likewise for floating point condition
394 (get_v850_cacheop_name): Likewise for cache-ops.
395 (get_v850_prefop_name): Likewise for pref-ops.
396 (disassemble): Use the new accessor functions.
398 2019-10-30 Delia Burduv <delia.burduv@arm.com>
400 * aarch64-opc.c (print_immediate_offset_address): Don't print the
401 immediate for the writeback form of ldraa/ldrab if it is 0.
402 * aarch64-tbl.h: Updated the documentation for ADDR_SIMM10.
403 * aarch64-opc-2.c: Regenerated.
405 2019-10-30 Jan Beulich <jbeulich@suse.com>
407 * i386-gen.c (operand_type_shorthands): Delete.
408 (operand_type_init): Expand previous shorthands.
409 (set_bitfield_from_shorthand): Rename back to ...
410 (set_bitfield_from_cpu_flag_init): ... this. Drop processing
411 of operand_type_init[].
412 (set_bitfield): Adjust call to the above function.
413 * i386-opc.tbl (Reg8, Reg16, Reg32, Reg64, FloatAcc, FloatReg,
414 RegXMM, RegYMM, RegZMM): Define.
415 * i386-reg.tbl: Expand prior shorthands.
417 2019-10-30 Jan Beulich <jbeulich@suse.com>
419 * i386-gen.c (output_i386_opcode): Change order of fields
421 * i386-opc.h (struct insn_template): Move operands field.
422 Convert extension_opcode field to unsigned short.
423 * i386-tbl.h: Re-generate.
425 2019-10-30 Jan Beulich <jbeulich@suse.com>
427 * i386-gen.c (process_i386_opcode_modifier): Report bogus uses
429 * i386-opc.h (W): Extend comment.
430 * i386-opc.tbl (mov, movabs, movq): Drop W and adjust opcodes of
431 general purpose variants not allowing for byte operands.
432 * i386-tbl.h: Re-generate.
434 2019-10-29 Nick Clifton <nickc@redhat.com>
436 * tic30-dis.c (print_branch): Correct size of operand array.
438 2019-10-29 Nick Clifton <nickc@redhat.com>
440 * d30v-dis.c (print_insn): Check that operand index is valid
441 before attempting to access the operands array.
443 2019-10-29 Nick Clifton <nickc@redhat.com>
445 * ia64-opc.c (locate_opcode_ent): Prevent a negative shift when
446 locating the bit to be tested.
448 2019-10-29 Nick Clifton <nickc@redhat.com>
450 * s12z-dis.c (opr_emit_disassembly): Check for illegal register
452 (shift_size_table): Use a fixed size defined as S12Z_N_SIZES.
453 (print_insn_s12z): Check for illegal size values.
455 2019-10-28 Nick Clifton <nickc@redhat.com>
457 * csky-dis.c (csky_chars_to_number): Check for a negative
458 count. Use an unsigned integer to construct the return value.
460 2019-10-28 Nick Clifton <nickc@redhat.com>
462 * tic30-dis.c (OPERAND_BUFFER_LEN): Define. Use as length of
463 operand buffer. Set value to 15 not 13.
464 (get_register_operand): Use OPERAND_BUFFER_LEN.
465 (get_indirect_operand): Likewise.
466 (print_two_operand): Likewise.
467 (print_three_operand): Likewise.
468 (print_oar_insn): Likewise.
470 2019-10-28 Nick Clifton <nickc@redhat.com>
472 * ns32k-dis.c (bit_extract): Add sanitiy check of parameters.
473 (bit_extract_simple): Likewise.
474 (bit_copy): Likewise.
475 (pirnt_insn_ns32k): Ensure that uninitialised elements in the
476 index_offset array are not accessed.
478 2019-10-28 Nick Clifton <nickc@redhat.com>
480 * xgate-dis.c (print_insn): Fix decoding of the XGATE_OP_DYA
483 2019-10-25 Nick Clifton <nickc@redhat.com>
485 * rx-dis.c (print_insn_rx): Use parenthesis to ensure correct
486 access to opcodes.op array element.
488 2019-10-23 Nick Clifton <nickc@redhat.com>
490 * rx-dis.c (get_register_name): Fix spelling typo in error
492 (get_condition_name, get_flag_name, get_double_register_name)
493 (get_double_register_high_name, get_double_register_low_name)
494 (get_double_control_register_name, get_double_condition_name)
495 (get_opsize_name, get_size_name): Likewise.
497 2019-10-22 Nick Clifton <nickc@redhat.com>
499 * rx-dis.c (get_size_name): New function. Provides safe
500 access to name array.
501 (get_opsize_name): Likewise.
502 (print_insn_rx): Use the accessor functions.
504 2019-10-16 Nick Clifton <nickc@redhat.com>
506 * rx-dis.c (get_register_name): New function. Provides safe
507 access to name array.
508 (get_condition_name, get_flag_name, get_double_register_name)
509 (get_double_register_high_name, get_double_register_low_name)
510 (get_double_control_register_name, get_double_condition_name):
512 (print_insn_rx): Use the accessor functions.
514 2019-10-09 Nick Clifton <nickc@redhat.com>
517 * avr-dis.c (avr_operand): Fix construction of address for lds/sts
520 2019-10-07 Jan Beulich <jbeulich@suse.com>
522 * opcodes/i386-opc.tbl (movsd): Add Dword and IgnoreSize.
523 (cmpsd): Likewise. Move EsSeg to other operand.
524 * opcodes/i386-tbl.h: Re-generate.
526 2019-09-23 Alan Modra <amodra@gmail.com>
528 * m68k-dis.c: Include cpu-m68k.h
530 2019-09-23 Alan Modra <amodra@gmail.com>
532 * mips-dis.c: Include elfxx-mips.h. Move "elf-bfd.h" and
533 "elf/mips.h" earlier.
535 2018-09-20 Jan Beulich <jbeulich@suse.com>
538 * i386-opc.tbl (push, pop): Re-instate distinct Cpu64 templates
540 * i386-tbl.h: Re-generate.
542 2019-09-18 Alan Modra <amodra@gmail.com>
544 * arc-ext.c: Update throughout for bfd section macro changes.
546 2019-09-18 Simon Marchi <simon.marchi@polymtl.ca>
548 * Makefile.in: Re-generate.
549 * configure: Re-generate.
551 2019-09-17 Maxim Blinov <maxim.blinov@embecosm.com>
553 * riscv-opc.c (riscv_opcodes): Change subset field
554 to insn_class field for all instructions.
555 (riscv_insn_types): Likewise.
557 2019-09-16 Phil Blundell <pb@pbcl.net>
559 * configure: Regenerated.
561 2019-09-10 Miod Vallat <miod@online.fr>
564 * m68k-opc.c: Correct aliases for tdivsl and tdivul.
566 2019-09-09 Phil Blundell <pb@pbcl.net>
568 binutils 2.33 branch created.
570 2019-09-03 Nick Clifton <nickc@redhat.com>
573 * tic30-dis.c (get_indirect_operand): Check for bufcnt being
574 greater than zero before indexing via (bufcnt -1).
576 2019-09-03 Nick Clifton <nickc@redhat.com>
579 * mmix-dis.c (MAX_REG_NAME_LEN): Define.
580 (MAX_SPEC_REG_NAME_LEN): Define.
581 (struct mmix_dis_info): Use defined constants for array lengths.
582 (get_reg_name): New function.
583 (get_sprec_reg_name): New function.
584 (print_insn_mmix): Use new functions.
586 2019-08-27 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
588 * arm-dis.c (mve_opcodes): Add entry for MVE_VMOV_VEC_TO_VEC.
589 (is_mve_undefined): Add case for MVE_VMOV_VEC_TO_VEC.
590 (print_insn_mve): Add condition to check Qm==Qn of VORR instruction.
592 2019-08-22 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
594 * aarch64-opc.c (aarch64_sys_regs): Update encoding of tfsre0_el1,
595 tfsr_el1, tfsr_el2, tfsr_el3, tfsr_el12.
596 (aarch64_sys_reg_supported_p): Update checks for the above.
598 2019-08-12 Srinath Parvathaneni <srinath.parvathaneni@arm.com>
600 * arm-dis.c (struct mopcode32 mve_opcodes): Modify the mask for
601 cases MVE_SQRSHRL and MVE_UQRSHLL.
602 (print_insn_mve): Add case for specifier 'k' to check
603 specific bit of the instruction.
605 2019-08-07 Phillipe Antoine <p.antoine@catenacyber.fr>
608 * arc-dis.c (arc_insn_length): Return 0 rather than aborting when
609 encountering an unknown machine type.
610 (print_insn_arc): Handle arc_insn_length returning 0. In error
611 cases return -1 rather than calling abort.
613 2019-08-07 Jan Beulich <jbeulich@suse.com>
615 * i386-opc.tbl (fld, fstp): Drop FloatMF from extended forms.
616 (fldcw, fnstcw, fstcw, fnstsw, fstsw): Replace FloatMF by
618 * i386-tbl.h: Re-generate.
620 2019-08-05 Barnaby Wilks <barnaby.wilks@arm.com>
622 * arm-dis.c: Only accept signed variants of VQ(R)DMLAH and VQ(R)DMLASH
625 2019-07-30 Mel Chen <mel.chen@sifive.com>
627 * riscv-opc.c (riscv_opcodes): Set frsr, fssr, frcsr, fscsr, frrm,
628 fsrm, fsrmi, frflags, fsflags, fsflagsi to alias instructions.
630 * riscv-opc.c (riscv_opcodes): Adjust order of frsr, frcsr, fssr,
633 2019-07-24 Claudiu Zissulescu <claziss@synopsys.com>
635 * arc-dis.c (skip_this_opcode): Check also for 0x07 major opcodes,
636 and MPY class instructions.
637 (parse_option): Add nps400 option.
638 (print_arc_disassembler_options): Add nps400 info.
640 2019-07-24 Claudiu Zissulescu <claziss@synopsys.com>
642 * arc-ext-tbl.h (bspeek): Remove it, added to main table.
645 * arc-opc.c (RAD_CHK): Add.
646 * arc-tbl.h: Regenerate.
648 2019-07-23 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
650 * aarch64-opc.c (aarch64_sys_regs): Add gmid_el1 entry.
651 (aarch64_sys_reg_supported_p): Handle gmid_el1 encoding.
653 2019-07-22 Barnaby Wilks <barnaby.wilks@arm.com>
655 * arm-dis.c (is_mve_unpredictable): Stop marking some MVE
656 instructions as UNPREDICTABLE.
658 2019-07-19 Jose E. Marchesi <jose.marchesi@oracle.com>
660 * bpf-desc.c: Regenerated.
662 2019-07-17 Jan Beulich <jbeulich@suse.com>
664 * i386-gen.c (static_assert): Define.
666 * i386-opc.h (Opcode_Modifier_Max): Rename to ...
667 (Opcode_Modifier_Num): ... this.
670 2019-07-16 Jan Beulich <jbeulich@suse.com>
672 * i386-gen.c (operand_types): Move RegMem ...
673 (opcode_modifiers): ... here.
674 * i386-opc.h (RegMem): Move to opcode modifer enum.
675 (union i386_operand_type): Move regmem field ...
676 (struct i386_opcode_modifier): ... here.
677 * i386-opc.tbl (RegMem): Define.
678 (mov, movq): Move RegMem on segment, control, debug, and test
680 (pextrb): Move RegMem on register only flavors. Add IgnoreSize
681 to non-SSE2AVX flavor.
682 (extractps, pextrw, vcvtps2ph, vextractps, vpextrb, vpextrw):
683 Move RegMem on register only flavors. Drop IgnoreSize from
684 legacy encoding flavors.
685 (movss, movsd, vmovss, vmovsd): Drop RegMem from register only
687 (vpinsrb, vpinsrw): Drop IgnoreSize where still present on
688 register only flavors.
689 (vmovd): Move RegMem and drop IgnoreSize on register only
690 flavor. Change opcode and operand order to store form.
691 * opcodes/i386-init.h, i386-tbl.h: Re-generate.
693 2019-07-16 Jan Beulich <jbeulich@suse.com>
695 * i386-gen.c (operand_type_init, operand_types): Replace SReg
697 * i386-opc.h (SReg2, SReg3): Replace by ...
699 (union i386_operand_type): Replace sreg fields.
700 * i386-opc.tbl (mov, ): Use SReg.
701 (push, pop): Likewies. Drop i386 and x86-64 specific segment
703 * i386-reg.tbl (cs, ds, es, fs, gs, ss, flat): Use SReg.
704 * opcodes/i386-init.h, i386-tbl.h: Re-generate.
706 2019-07-15 Jose E. Marchesi <jose.marchesi@oracle.com>
708 * bpf-desc.c: Regenerate.
709 * bpf-opc.c: Likewise.
710 * bpf-opc.h: Likewise.
712 2019-07-14 Jose E. Marchesi <jose.marchesi@oracle.com>
714 * bpf-desc.c: Regenerate.
715 * bpf-opc.c: Likewise.
717 2019-07-10 Hans-Peter Nilsson <hp@bitrange.com>
719 * arm-dis.c (print_insn_coprocessor): Rename index to
722 2019-07-05 Kito Cheng <kito.cheng@sifive.com>
724 * riscv-opc.c (riscv_insn_types): Add r4 type.
726 * riscv-opc.c (riscv_insn_types): Add b and j type.
728 * opcodes/riscv-opc.c (riscv_insn_types): Remove incorrect
729 format for sb type and correct s type.
731 2019-07-02 Richard Sandiford <richard.sandiford@arm.com>
733 * aarch64-tbl.h (aarch64_opcode): Set C_SCAN_MOVPRFX for the
734 SVE FMOV alias of FCPY.
736 2019-07-02 Richard Sandiford <richard.sandiford@arm.com>
738 * aarch64-tbl.h (aarch64_opcode_table): Add C_MAX_ELEM flags
739 to SVE fcvtzs, fcvtzu, scvtf and ucvtf entries.
741 2019-07-02 Richard Sandiford <richard.sandiford@arm.com>
743 * aarch64-opc.c (verify_constraints): Skip GPRs when scanning the
744 registers in an instruction prefixed by MOVPRFX.
746 2019-07-01 Matthew Malcomson <matthew.malcomson@arm.com>
748 * aarch64-asm.c (aarch64_encode_variant_using_iclass): Use new
749 sve_size_13 icode to account for variant behaviour of
751 * aarch64-dis-2.c: Regenerate.
752 * aarch64-dis.c (aarch64_decode_variant_using_iclass): Use new
753 sve_size_13 icode to account for variant behaviour of
755 * aarch64-tbl.h (OP_SVE_VVV_HD_BS): Add new qualifier.
756 (OP_SVE_VVV_Q_D): Add new qualifier.
757 (OP_SVE_VVV_QHD_DBS): Remove now unused qualifier.
758 (struct aarch64_opcode): Split pmull{t,b} into those requiring
761 2019-07-01 Jan Beulich <jbeulich@suse.com>
763 * opcodes/i386-gen.c (operand_type_init): Remove
764 OPERAND_TYPE_VEC_IMM4 entry.
765 (operand_types): Remove Vec_Imm4.
766 * opcodes/i386-opc.h (Vec_Imm4): Delete.
767 (union i386_operand_type): Remove vec_imm4.
768 * i386-opc.tbl (vpermil2pd, vpermil2ps): Remove Vec_Imm4.
769 * opcodes/i386-init.h, i386-tbl.h: Re-generate.
771 2019-07-01 Jan Beulich <jbeulich@suse.com>
773 * i386-opc.tbl (lfence, mfence, sfence, monitor, mwait, vmcall,
774 vmlaunch, vmresume, vmxoff, vmfunc, xgetbv, xsetbv, swapgs,
775 rdtscp, clgi, invlpga, skinit, stgi, vmload, vmmcall, vmrun,
776 vmsave, montmul, xsha1, xsha256, xstorerng, xcryptecb,
777 xcryptcbc, xcryptctr, xcryptcfb, xcryptofb, xstore, clac, stac,
778 monitorx, mwaitx): Drop ImmExt from operand-less forms.
779 * i386-tbl.h: Re-generate.
781 2019-07-01 Jan Beulich <jbeulich@suse.com>
783 * i386-opc.tbl (and, or): Add Optimize to forms allowing two
785 * i386-tbl.h: Re-generate.
787 2019-07-01 Jan Beulich <jbeulich@suse.com>
789 * i386-opc.tbl (C): New.
790 (paddb, paddw, paddd, paddq, paddsb, paddsw, paddusb, paddusw,
791 pand, pcmpeqb, pcmpeqw, pcmpeqd, pmaddwd, pmulhw, pmullw,
792 por, pxor, andps, cmpeqps, cmpeqss, cmpneqps, cmpneqss,
793 cmpordps, cmpordss, cmpunordps, cmpunordss, orps, pavgb, pavgw,
794 pmaxsw, pmaxub, pminsw, pminub, pmulhuw, xorps, andpd, cmpeqpd,
795 cmpeqsd, cmpneqpd, cmpneqsd, cmpordpd, cmpordsd, cmpunordpd,
796 cmpunordsd, orpd, xorpd, pmuludq, vandpd, vandps, vcmpeq_ospd,
797 vcmpeq_osps, vcmpeq_ossd, vcmpeq_osss, vcmpeqpd, vcmpeqps,
798 vcmpeqsd, vcmpeqss, vcmpeq_uqpd, vcmpeq_uqps, vcmpeq_uqsd,
799 vcmpeq_uqss, vcmpeq_uspd, vcmpeq_usps, vcmpeq_ussd,
800 vcmpeq_usss, vcmpfalse_ospd, vcmpfalse_osps, vcmpfalse_ossd,
801 vcmpfalse_osss, vcmpfalsepd, vcmpfalseps, vcmpfalsesd,
802 vcmpfalsess, vcmpneq_oqpd, vcmpneq_oqps, vcmpneq_oqsd,
803 vcmpneq_oqss, vcmpneq_ospd, vcmpneq_osps, vcmpneq_ossd,
804 vcmpneq_osss, vcmpneqpd, vcmpneqps, vcmpneqsd, vcmpneqss,
805 vcmpneq_uspd, vcmpneq_usps, vcmpneq_ussd, vcmpneq_usss,
806 vcmpordpd, vcmpordps, vcmpordsd, vcmpord_spd, vcmpord_sps,
807 vcmpordss, vcmpord_ssd, vcmpord_sss, vcmptruepd, vcmptrueps,
808 vcmptruesd, vcmptruess, vcmptrue_uspd, vcmptrue_usps,
809 vcmptrue_ussd, vcmptrue_usss, vcmpunordpd, vcmpunordps,
810 vcmpunordsd, vcmpunord_spd, vcmpunord_sps, vcmpunordss,
811 vcmpunord_ssd, vcmpunord_sss, vorpd, vorps, vpaddsb, vpaddsw,
812 vpaddb, vpaddd, vpaddq, vpaddw, vpaddusb, vpaddusw, vpand,
813 vpavgb, vpavgw, vpcmpeqb, vpcmpeqd, vpcmpeqw, vpmaddwd,
814 vpmaxsw, vpmaxub, vpminsw, vpminub, vpmulhuw, vpmulhw, vpmullw,
815 vpmuludq, vpor, vpxor, vxorpd, vxorps): Add C to VEX-encoded
817 * i386-tbl.h: Re-generate.
819 2019-07-01 Jan Beulich <jbeulich@suse.com>
821 * i386-opc.tbl (and, or): Add Optimize to forms allowing two
823 * i386-tbl.h: Re-generate.
825 2019-07-01 Jan Beulich <jbeulich@suse.com>
827 * i386-dis-evex-prefix.h: Use PCLMUL for vpclmulqdq.
828 * i386-opc.tbl (vpclmullqlqdq, vpclmulhqlqdq, vpclmullqhqdq,
829 vpclmulhqhqdq): Add CpuVPCLMULQDQ flavors.
830 * i386-tbl.h: Re-generate.
832 2019-07-01 Jan Beulich <jbeulich@suse.com>
834 * i386-opc.tbl (vextractps, vpextrw, vpinsrw): Remove
835 Disp8MemShift from register only templates.
836 * i386-tbl.h: Re-generate.
838 2019-07-01 Jan Beulich <jbeulich@suse.com>
840 * i386-dis.c (EXdScalarS, MOD_EVEX_0F10_PREFIX_1,
841 MOD_EVEX_0F10_PREFIX_3, MOD_EVEX_0F11_PREFIX_1,
842 MOD_EVEX_0F11_PREFIX_3, EVEX_W_0F10_P_1_M_0,
843 EVEX_W_0F10_P_1_M_1, EVEX_W_0F10_P_3_M_0, EVEX_W_0F10_P_3_M_1,
844 EVEX_W_0F11_P_1_M_0, EVEX_W_0F11_P_1_M_1, EVEX_W_0F11_P_3_M_0,
845 EVEX_W_0F11_P_3_M_1): Delete.
846 (EVEX_W_0F10_P_1, EVEX_W_0F10_P_3, EVEX_W_0F11_P_1,
847 EVEX_W_0F11_P_3): New.
848 * i386-dis-evex-mod.h: Remove MOD_EVEX_0F10_PREFIX_1,
849 MOD_EVEX_0F10_PREFIX_3, MOD_EVEX_0F11_PREFIX_1, and
850 MOD_EVEX_0F11_PREFIX_3 table entries.
851 * i386-dis-evex-prefix.h: Adjust PREFIX_EVEX_0F10 and
852 PREFIX_EVEX_0F11 table entries.
853 * i386-dis-evex-w.h: Replace EVEX_W_0F10_P_1_M_{0,1},
854 EVEX_W_0F10_P_3_M_{0,1}, EVEX_W_0F11_P_1_M_{0,1}, and
855 EVEX_W_0F11_P_3_M_{0,1} table entries.
857 2019-07-01 Jan Beulich <jbeulich@suse.com>
859 * i386-dis.c (EXdVex, EXdVexS, EXqVex, EXqVexS, XMVex):
862 2019-06-27 H.J. Lu <hongjiu.lu@intel.com>
865 * i386-dis-evex-len.h: Add EVEX_LEN_0F38C6_REG_1_PREFIX_2,
866 EVEX_LEN_0F38C6_REG_2_PREFIX_2, EVEX_LEN_0F38C6_REG_5_PREFIX_2,
867 EVEX_LEN_0F38C6_REG_6_PREFIX_2, EVEX_LEN_0F38C7_R_1_P_2_W_0,
868 EVEX_LEN_0F38C7_R_1_P_2_W_1, EVEX_LEN_0F38C7_R_2_P_2_W_0,
869 EVEX_LEN_0F38C7_R_2_P_2_W_1, EVEX_LEN_0F38C7_R_5_P_2_W_0,
870 EVEX_LEN_0F38C7_R_5_P_2_W_1, EVEX_LEN_0F38C7_R_6_P_2_W_0 and
871 EVEX_LEN_0F38C7_R_6_P_2_W_1.
872 * i386-dis-evex-prefix.h: Update PREFIX_EVEX_0F38C6_REG_1,
873 PREFIX_EVEX_0F38C6_REG_2, PREFIX_EVEX_0F38C6_REG_5 and
874 PREFIX_EVEX_0F38C6_REG_6 entries.
875 * i386-dis-evex-w.h: Update EVEX_W_0F38C7_R_1_P_2,
876 EVEX_W_0F38C7_R_2_P_2, EVEX_W_0F38C7_R_5_P_2 and
877 EVEX_W_0F38C7_R_6_P_2 entries.
878 * i386-dis.c: Add EVEX_LEN_0F38C6_REG_1_PREFIX_2,
879 EVEX_LEN_0F38C6_REG_2_PREFIX_2, EVEX_LEN_0F38C6_REG_5_PREFIX_2,
880 EVEX_LEN_0F38C6_REG_6_PREFIX_2, EVEX_LEN_0F38C7_R_1_P_2_W_0,
881 EVEX_LEN_0F38C7_R_1_P_2_W_1, EVEX_LEN_0F38C7_R_2_P_2_W_0,
882 EVEX_LEN_0F38C7_R_2_P_2_W_1, EVEX_LEN_0F38C7_R_5_P_2_W_0,
883 EVEX_LEN_0F38C7_R_5_P_2_W_1, EVEX_LEN_0F38C7_R_6_P_2_W_0 and
884 EVEX_LEN_0F38C7_R_6_P_2_W_1 enums.
886 2019-06-27 Jan Beulich <jbeulich@suse.com>
888 * i386-dis.c (VEX_LEN_0F2A_P_1, VEX_LEN_0F2A_P_3,
889 VEX_LEN_0F2C_P_1, VEX_LEN_0F2C_P_3, VEX_LEN_0F2D_P_1,
890 VEX_LEN_0F2D_P_3): Delete.
891 (vex_len_table): Move vcvtsi2ss, vcvtsi2sd, vcvttss2si,
892 vcvttsd2si, vcvtss2si, and vcvtsd2si leaf entries ...
893 (prefix_table): ... here.
895 2019-06-27 Jan Beulich <jbeulich@suse.com>
897 * i386-dis.c (Iq): Delete.
899 (reg_table): Use it for lwpins, lwpval, and bextr. Use Edq for
901 (vex_len_table): Use Edq for vcvtsi2ss, vcvtsi2sd. Use Gdq for
902 vcvttss2si, vcvttsd2si, vcvtss2si, and vcvtsd2si.
903 (OP_E_memory): Also honor needindex when deciding whether an
904 address size prefix needs printing.
905 (OP_I): Remove handling of q_mode. Add handling of d_mode.
907 2019-06-26 Jim Wilson <jimw@sifive.com>
910 * riscv-dis.c (riscv_disasemble_insn): Set info->endian_code.
911 Set info->display_endian to info->endian_code.
913 2019-06-25 Jan Beulich <jbeulich@suse.com>
915 * i386-gen.c (operand_type_init): Correct OPERAND_TYPE_DEBUG
916 entry. Drop OPERAND_TYPE_ACC entry. Add OPERAND_TYPE_ACC8 and
917 OPERAND_TYPE_ACC16 entries. Adjust OPERAND_TYPE_ACC32 and
918 OPERAND_TYPE_ACC64 entries.
919 * i386-init.h: Re-generate.
921 2019-06-25 Jan Beulich <jbeulich@suse.com>
923 * i386-dis.c (Edqa, dqa_mode, EVEX_W_0F2A_P_1, EVEX_W_0F7B_P_1):
925 (intel_operand_size, OP_E_register, OP_E_memory): Drop handling
927 * i386-dis-evex-prefix.h: Move vcvtsi2ss and vcvtusi2ss leaf
929 * i386-dis-evex-w.h: Drop EVEX_W_0F2A_P_1 and EVEX_W_0F7B_P_1
930 entries. Use Edq for vcvtsi2sd and vcvtusi2sd.
932 2019-06-25 Jan Beulich <jbeulich@suse.com>
934 * i386-dis.c (OP_I64): Forword more cases to OP_I(). Drop local
937 2019-06-25 Jan Beulich <jbeulich@suse.com>
939 * i386-dis.c (prefix_table): Use Edq for cvtsi2ss and cvtsi2sd.
940 Use Gdq for cvttss2si, cvttsd2si, cvtss2si, and cvtsd2si, and
942 * i386-opc.tbl (movnti): Add IgnoreSize.
943 * i386-tbl.h: Re-generate.
945 2019-06-25 Jan Beulich <jbeulich@suse.com>
947 * i386-opc.tbl (and): Mark Imm8S form for optimization.
948 * i386-tbl.h: Re-generate.
950 2019-06-21 H.J. Lu <hongjiu.lu@intel.com>
952 * i386-dis-evex.h: Break into ...
953 * i386-dis-evex-len.h: New file.
954 * i386-dis-evex-mod.h: Likewise.
955 * i386-dis-evex-prefix.h: Likewise.
956 * i386-dis-evex-reg.h: Likewise.
957 * i386-dis-evex-w.h: Likewise.
958 * i386-dis.c: Include i386-dis-evex-reg.h, i386-dis-evex-prefix.h,
959 i386-dis-evex.h, i386-dis-evex-len.h, i386-dis-evex-w.h and
962 2019-06-19 H.J. Lu <hongjiu.lu@intel.com>
965 * i386-dis-evex.h (evex_table): Update EVEX_W_0F3819_P_2,
966 EVEX_W_0F381A_P_2, EVEX_W_0F381B_P_2, EVEX_W_0F385A_P_2 and
968 (evex_len_table): Add EVEX_LEN_0F3819_P_2_W_0,
969 EVEX_LEN_0F3819_P_2_W_1, EVEX_LEN_0F381A_P_2_W_0,
970 EVEX_LEN_0F381A_P_2_W_1, EVEX_LEN_0F381B_P_2_W_0,
971 EVEX_LEN_0F381B_P_2_W_1, EVEX_LEN_0F385A_P_2_W_0,
972 EVEX_LEN_0F385A_P_2_W_1, EVEX_LEN_0F385B_P_2_W_0 and
973 EVEX_LEN_0F385B_P_2_W_1.
974 * i386-dis.c (EVEX_LEN_0F3819_P_2_W_0): New enum.
975 (EVEX_LEN_0F3819_P_2_W_1): Likewise.
976 (EVEX_LEN_0F381A_P_2_W_0): Likewise.
977 (EVEX_LEN_0F381A_P_2_W_1): Likewise.
978 (EVEX_LEN_0F381B_P_2_W_0): Likewise.
979 (EVEX_LEN_0F381B_P_2_W_1): Likewise.
980 (EVEX_LEN_0F385A_P_2_W_0): Likewise.
981 (EVEX_LEN_0F385A_P_2_W_1): Likewise.
982 (EVEX_LEN_0F385B_P_2_W_0): Likewise.
983 (EVEX_LEN_0F385B_P_2_W_1): Likewise.
985 2019-06-17 H.J. Lu <hongjiu.lu@intel.com>
988 * i386-dis-evex.h (evex_table): Update EVEX_W_0F3A23_P_2,
989 EVEX_W_0F3A38_P_2, EVEX_W_0F3A39_P_2, EVEX_W_0F3A3A_P_2,
990 EVEX_W_0F3A3B_P_2 and EVEX_W_0F3A43_P_2.
991 (evex_len_table): Add EVEX_LEN_0F3A23_P_2_W_0,
992 EVEX_LEN_0F3A23_P_2_W_1, EVEX_LEN_0F3A38_P_2_W_0,
993 EVEX_LEN_0F3A38_P_2_W_1, EVEX_LEN_0F3A39_P_2_W_0,
994 EVEX_LEN_0F3A39_P_2_W_1, EVEX_LEN_0F3A3A_P_2_W_0,
995 EVEX_LEN_0F3A3A_P_2_W_1, EVEX_LEN_0F3A3B_P_2_W_0,
996 EVEX_LEN_0F3A3B_P_2_W_1, EVEX_LEN_0F3A43_P_2_W_0 and
997 EVEX_LEN_0F3A43_P_2_W_1.
998 * i386-dis.c (EVEX_LEN_0F3A23_P_2_W_0): New enum.
999 (EVEX_LEN_0F3A23_P_2_W_1): Likewise.
1000 (EVEX_LEN_0F3A38_P_2_W_0): Likewise.
1001 (EVEX_LEN_0F3A38_P_2_W_1): Likewise.
1002 (EVEX_LEN_0F3A39_P_2_W_0): Likewise.
1003 (EVEX_LEN_0F3A39_P_2_W_1): Likewise.
1004 (EVEX_LEN_0F3A3A_P_2_W_0): Likewise.
1005 (EVEX_LEN_0F3A3A_P_2_W_1): Likewise.
1006 (EVEX_LEN_0F3A3B_P_2_W_0): Likewise.
1007 (EVEX_LEN_0F3A3B_P_2_W_1): Likewise.
1008 (EVEX_LEN_0F3A43_P_2_W_0): Likewise.
1009 (EVEX_LEN_0F3A43_P_2_W_1): Likewise.
1011 2019-06-14 Nick Clifton <nickc@redhat.com>
1013 * po/fr.po; Updated French translation.
1015 2019-06-13 Stafford Horne <shorne@gmail.com>
1017 * or1k-asm.c: Regenerated.
1018 * or1k-desc.c: Regenerated.
1019 * or1k-desc.h: Regenerated.
1020 * or1k-dis.c: Regenerated.
1021 * or1k-ibld.c: Regenerated.
1022 * or1k-opc.c: Regenerated.
1023 * or1k-opc.h: Regenerated.
1024 * or1k-opinst.c: Regenerated.
1026 2019-06-12 Peter Bergner <bergner@linux.ibm.com>
1028 * ppc-opc.c (powerpc_opcodes) <ldmx>: Delete mnemonic.
1030 2019-06-05 H.J. Lu <hongjiu.lu@intel.com>
1033 * i386-dis-evex.h (evex_table): Update EVEX_W_0F3A18_P_2,
1034 EVEX_W_0F3A19_P_2, EVEX_W_0F3A1A_P_2 and EVEX_W_0F3A1B_P_2.
1035 (evex_len_table): EVEX_LEN_0F3A18_P_2_W_0,
1036 EVEX_LEN_0F3A18_P_2_W_1, EVEX_LEN_0F3A19_P_2_W_0,
1037 EVEX_LEN_0F3A19_P_2_W_1, EVEX_LEN_0F3A1A_P_2_W_0,
1038 EVEX_LEN_0F3A1A_P_2_W_1, EVEX_LEN_0F3A1B_P_2_W_0,
1039 EVEX_LEN_0F3A1B_P_2_W_1.
1040 * i386-dis.c (EVEX_LEN_0F3A18_P_2_W_0): New enum.
1041 (EVEX_LEN_0F3A18_P_2_W_1): Likewise.
1042 (EVEX_LEN_0F3A19_P_2_W_0): Likewise.
1043 (EVEX_LEN_0F3A19_P_2_W_1): Likewise.
1044 (EVEX_LEN_0F3A1A_P_2_W_0): Likewise.
1045 (EVEX_LEN_0F3A1A_P_2_W_1): Likewise.
1046 (EVEX_LEN_0F3A1B_P_2_W_0): Likewise.
1047 (EVEX_LEN_0F3A1B_P_2_W_1): Likewise.
1049 2019-06-04 H.J. Lu <hongjiu.lu@intel.com>
1052 * i386-dis.c (print_insn): Check for unused VEX.vvvv and
1053 EVEX.vvvv when disassembling VEX and EVEX instructions.
1054 (OP_VEX): Set vex.register_specifier to 0 after readding
1055 vex.register_specifier.
1056 (OP_Vex_2src_1): Likewise.
1057 (OP_Vex_2src_2): Likewise.
1058 (OP_LWP_E): Likewise.
1059 (OP_EX_Vex): Don't check vex.register_specifier.
1060 (OP_XMM_Vex): Likewise.
1062 2019-06-04 Igor Tsimbalist <igor.v.tsimbalist@intel.com>
1063 Lili Cui <lili.cui@intel.com>
1065 * i386-dis.c (enum): Add PREFIX_EVEX_0F3868, EVEX_W_0F3868_P_3.
1066 * i386-dis-evex.h (evex_table): Add AVX512_VP2INTERSECT
1068 * i386-gen.c (cpu_flag_init): Add CPU_AVX512_VP2INTERSECT_FLAGS,
1069 CPU_ANY_AVX512_VP2INTERSECT_FLAGS.
1070 (cpu_flags): Add CpuAVX512_VP2INTERSECT.
1071 * i386-opc.h (enum): Add CpuAVX512_VP2INTERSECT.
1072 (i386_cpu_flags): Add cpuavx512_vp2intersect.
1073 * i386-opc.tbl: Add AVX512_VP2INTERSECT insns.
1074 * i386-init.h: Regenerated.
1075 * i386-tbl.h: Likewise.
1077 2019-06-04 Xuepeng Guo <xuepeng.guo@intel.com>
1078 Lili Cui <lili.cui@intel.com>
1080 * doc/c-i386.texi: Document enqcmd.
1081 * testsuite/gas/i386/enqcmd-intel.d: New file.
1082 * testsuite/gas/i386/enqcmd-inval.l: Likewise.
1083 * testsuite/gas/i386/enqcmd-inval.s: Likewise.
1084 * testsuite/gas/i386/enqcmd.d: Likewise.
1085 * testsuite/gas/i386/enqcmd.s: Likewise.
1086 * testsuite/gas/i386/x86-64-enqcmd-intel.d: Likewise.
1087 * testsuite/gas/i386/x86-64-enqcmd-inval.l: Likewise.
1088 * testsuite/gas/i386/x86-64-enqcmd-inval.s: Likewise.
1089 * testsuite/gas/i386/x86-64-enqcmd.d: Likewise.
1090 * testsuite/gas/i386/x86-64-enqcmd.s: Likewise.
1091 * testsuite/gas/i386/i386.exp: Run enqcmd-intel, enqcmd-inval,
1092 enqcmd, x86-64-enqcmd-intel, x86-64-enqcmd-inval,
1095 2019-06-04 Alan Hayward <alan.hayward@arm.com>
1097 * arm-dis.c (is_mve_unpredictable): Remove spurious paranthesis.
1099 2019-06-03 Alan Modra <amodra@gmail.com>
1101 * ppc-dis.c (prefix_opcd_indices): Correct size.
1103 2019-05-28 H.J. Lu <hongjiu.lu@intel.com>
1106 * i386-opc.tbl: Add CheckRegSize to AVX512_BF16 instructions with
1108 * i386-tbl.h: Regenerated.
1110 2019-05-24 Alan Modra <amodra@gmail.com>
1112 * po/POTFILES.in: Regenerate.
1114 2019-05-24 Peter Bergner <bergner@linux.ibm.com>
1115 Alan Modra <amodra@gmail.com>
1117 * ppc-opc.c (insert_d34, extract_d34, insert_nsi34, extract_nsi34),
1118 (insert_pcrel, extract_pcrel, extract_pcrel0): New functions.
1119 (extract_esync, extract_raq, extract_tbr, extract_sxl): Comment.
1120 (powerpc_operands <D34, SI34, NSI34, PRA0, PRAQ, PCREL, PCREL0,
1121 XTOP>): Define and add entries.
1122 (P8LS, PMLS, P_D_MASK, P_DRAPCREL_MASK): Define.
1123 (prefix_opcodes): Add pli, paddi, pla, psubi, plwz, plbz, pstw,
1124 pstb, plhz, plha, psth, plfs, plfd, pstfs, pstfd, plq, plxsd,
1125 plxssp, pld, plwa, pstxsd, pstxssp, pstxv, pstd, and pstq.
1127 2019-05-24 Peter Bergner <bergner@linux.ibm.com>
1128 Alan Modra <amodra@gmail.com>
1130 * ppc-dis.c (ppc_opts): Add "future" entry.
1131 (PREFIX_OPCD_SEGS): Define.
1132 (prefix_opcd_indices): New array.
1133 (disassemble_init_powerpc): Initialize prefix_opcd_indices.
1134 (lookup_prefix): New function.
1135 (print_insn_powerpc): Handle 64-bit prefix instructions.
1136 * ppc-opc.c (PREFIX_OP, PREFIX_FORM, SUFFIX_MASK, PREFIX_MASK),
1137 (PMRR, POWERXX): Define.
1138 (prefix_opcodes): New instruction table.
1139 (prefix_num_opcodes): New constant.
1141 2019-05-23 Jose E. Marchesi <jose.marchesi@oracle.com>
1143 * configure.ac (SHARED_DEPENDENCIES): Add case for bfd_bpf_arch.
1144 * configure: Regenerated.
1145 * Makefile.am: Add rules for the files generated from cpu/bpf.cpu
1147 (HFILES): Add bpf-desc.h and bpf-opc.h.
1148 (TARGET_LIBOPCODES_CFILES): Add bpf-asm.c, bpf-desc.c, bpf-dis.c,
1149 bpf-ibld.c and bpf-opc.c.
1151 * Makefile.in: Regenerated.
1152 * disassemble.c (ARCH_bpf): Define.
1153 (disassembler): Add case for bfd_arch_bpf.
1154 (disassemble_init_for_target): Likewise.
1155 (enum epbf_isa_attr): Define.
1156 * disassemble.h: extern print_insn_bpf.
1157 * bpf-asm.c: Generated.
1158 * bpf-opc.h: Likewise.
1159 * bpf-opc.c: Likewise.
1160 * bpf-ibld.c: Likewise.
1161 * bpf-dis.c: Likewise.
1162 * bpf-desc.h: Likewise.
1163 * bpf-desc.c: Likewise.
1165 2019-05-21 Sudakshina Das <sudi.das@arm.com>
1167 * arm-dis.c (coprocessor_opcodes): New instructions for VMRS
1168 and VMSR with the new operands.
1170 2019-05-21 Sudakshina Das <sudi.das@arm.com>
1172 * arm-dis.c (enum mve_instructions): New enum
1173 for csinc, csinv, csneg, csel, cset, csetm, cinv, cinv
1175 (mve_opcodes): New instructions as above.
1176 (is_mve_encoding_conflict): Add cases for csinc, csinv,
1178 (print_insn_mve): Accept new %<bitfield>c and %<bitfield>C.
1180 2019-05-21 Sudakshina Das <sudi.das@arm.com>
1182 * arm-dis.c (emun mve_instructions): Updated for new instructions.
1183 (mve_opcodes): New instructions for asrl, lsll, lsrl, sqrshrl,
1184 sqrshr, sqshl, sqshll, srshr, srshrl, uqrshll, uqrshl, uqshll,
1185 uqshl, urshrl and urshr.
1186 (is_mve_okay_in_it): Add new instructions to TRUE list.
1187 (is_mve_unpredictable): Add cases for UNPRED_R13 and UNPRED_R15.
1188 (print_insn_mve): Updated to accept new %j,
1189 %<bitfield>m and %<bitfield>n patterns.
1191 2019-05-21 Faraz Shahbazker <fshahbazker@wavecomp.com>
1193 * mips-opc.c (mips_builtin_opcodes): Change source register
1194 constraint for DAUI.
1196 2019-05-20 Nick Clifton <nickc@redhat.com>
1198 * po/fr.po: Updated French translation.
1200 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1201 Michael Collison <michael.collison@arm.com>
1203 * arm-dis.c (thumb32_opcodes): Add new instructions.
1204 (enum mve_instructions): Likewise.
1205 (enum mve_undefined): Add new reasons.
1206 (is_mve_encoding_conflict): Handle new instructions.
1207 (is_mve_undefined): Likewise.
1208 (is_mve_unpredictable): Likewise.
1209 (print_mve_undefined): Likewise.
1210 (print_mve_size): Likewise.
1212 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1213 Michael Collison <michael.collison@arm.com>
1215 * arm-dis.c (thumb32_opcodes): Add new instructions.
1216 (enum mve_instructions): Likewise.
1217 (is_mve_encoding_conflict): Handle new instructions.
1218 (is_mve_undefined): Likewise.
1219 (is_mve_unpredictable): Likewise.
1220 (print_mve_size): Likewise.
1222 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1223 Michael Collison <michael.collison@arm.com>
1225 * arm-dis.c (thumb32_opcodes): Add new instructions.
1226 (enum mve_instructions): Likewise.
1227 (is_mve_encoding_conflict): Likewise.
1228 (is_mve_unpredictable): Likewise.
1229 (print_mve_size): Likewise.
1231 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1232 Michael Collison <michael.collison@arm.com>
1234 * arm-dis.c (thumb32_opcodes): Add new instructions.
1235 (enum mve_instructions): Likewise.
1236 (is_mve_encoding_conflict): Handle new instructions.
1237 (is_mve_undefined): Likewise.
1238 (is_mve_unpredictable): Likewise.
1239 (print_mve_size): Likewise.
1241 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1242 Michael Collison <michael.collison@arm.com>
1244 * arm-dis.c (thumb32_opcodes): Add new instructions.
1245 (enum mve_instructions): Likewise.
1246 (is_mve_encoding_conflict): Handle new instructions.
1247 (is_mve_undefined): Likewise.
1248 (is_mve_unpredictable): Likewise.
1249 (print_mve_size): Likewise.
1250 (print_insn_mve): Likewise.
1252 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1253 Michael Collison <michael.collison@arm.com>
1255 * arm-dis.c (thumb32_opcodes): Add new instructions.
1256 (print_insn_thumb32): Handle new instructions.
1258 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1259 Michael Collison <michael.collison@arm.com>
1261 * arm-dis.c (enum mve_instructions): Add new instructions.
1262 (enum mve_undefined): Add new reasons.
1263 (is_mve_encoding_conflict): Handle new instructions.
1264 (is_mve_undefined): Likewise.
1265 (is_mve_unpredictable): Likewise.
1266 (print_mve_undefined): Likewise.
1267 (print_mve_size): Likewise.
1268 (print_mve_shift_n): Likewise.
1269 (print_insn_mve): Likewise.
1271 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1272 Michael Collison <michael.collison@arm.com>
1274 * arm-dis.c (enum mve_instructions): Add new instructions.
1275 (is_mve_encoding_conflict): Handle new instructions.
1276 (is_mve_unpredictable): Likewise.
1277 (print_mve_rotate): Likewise.
1278 (print_mve_size): Likewise.
1279 (print_insn_mve): Likewise.
1281 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1282 Michael Collison <michael.collison@arm.com>
1284 * arm-dis.c (enum mve_instructions): Add new instructions.
1285 (is_mve_encoding_conflict): Handle new instructions.
1286 (is_mve_unpredictable): Likewise.
1287 (print_mve_size): Likewise.
1288 (print_insn_mve): Likewise.
1290 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1291 Michael Collison <michael.collison@arm.com>
1293 * arm-dis.c (enum mve_instructions): Add new instructions.
1294 (enum mve_undefined): Add new reasons.
1295 (is_mve_encoding_conflict): Handle new instructions.
1296 (is_mve_undefined): Likewise.
1297 (is_mve_unpredictable): Likewise.
1298 (print_mve_undefined): Likewise.
1299 (print_mve_size): Likewise.
1300 (print_insn_mve): Likewise.
1302 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1303 Michael Collison <michael.collison@arm.com>
1305 * arm-dis.c (enum mve_instructions): Add new instructions.
1306 (is_mve_encoding_conflict): Handle new instructions.
1307 (is_mve_undefined): Likewise.
1308 (is_mve_unpredictable): Likewise.
1309 (print_mve_size): Likewise.
1310 (print_insn_mve): Likewise.
1312 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1313 Michael Collison <michael.collison@arm.com>
1315 * arm-dis.c (enum mve_instructions): Add new instructions.
1316 (enum mve_unpredictable): Add new reasons.
1317 (enum mve_undefined): Likewise.
1318 (is_mve_okay_in_it): Handle new isntructions.
1319 (is_mve_encoding_conflict): Likewise.
1320 (is_mve_undefined): Likewise.
1321 (is_mve_unpredictable): Likewise.
1322 (print_mve_vmov_index): Likewise.
1323 (print_simd_imm8): Likewise.
1324 (print_mve_undefined): Likewise.
1325 (print_mve_unpredictable): Likewise.
1326 (print_mve_size): Likewise.
1327 (print_insn_mve): Likewise.
1329 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1330 Michael Collison <michael.collison@arm.com>
1332 * arm-dis.c (enum mve_instructions): Add new instructions.
1333 (enum mve_unpredictable): Add new reasons.
1334 (enum mve_undefined): Likewise.
1335 (is_mve_encoding_conflict): Handle new instructions.
1336 (is_mve_undefined): Likewise.
1337 (is_mve_unpredictable): Likewise.
1338 (print_mve_undefined): Likewise.
1339 (print_mve_unpredictable): Likewise.
1340 (print_mve_rounding_mode): Likewise.
1341 (print_mve_vcvt_size): Likewise.
1342 (print_mve_size): Likewise.
1343 (print_insn_mve): Likewise.
1345 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1346 Michael Collison <michael.collison@arm.com>
1348 * arm-dis.c (enum mve_instructions): Add new instructions.
1349 (enum mve_unpredictable): Add new reasons.
1350 (enum mve_undefined): Likewise.
1351 (is_mve_undefined): Handle new instructions.
1352 (is_mve_unpredictable): Likewise.
1353 (print_mve_undefined): Likewise.
1354 (print_mve_unpredictable): Likewise.
1355 (print_mve_size): Likewise.
1356 (print_insn_mve): Likewise.
1358 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1359 Michael Collison <michael.collison@arm.com>
1361 * arm-dis.c (enum mve_instructions): Add new instructions.
1362 (enum mve_undefined): Add new reasons.
1363 (insns): Add new instructions.
1364 (is_mve_encoding_conflict):
1365 (print_mve_vld_str_addr): New print function.
1366 (is_mve_undefined): Handle new instructions.
1367 (is_mve_unpredictable): Likewise.
1368 (print_mve_undefined): Likewise.
1369 (print_mve_size): Likewise.
1370 (print_insn_coprocessor_1): Handle MVE VLDR, VSTR instructions.
1371 (print_insn_mve): Handle new operands.
1373 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1374 Michael Collison <michael.collison@arm.com>
1376 * arm-dis.c (enum mve_instructions): Add new instructions.
1377 (enum mve_unpredictable): Add new reasons.
1378 (is_mve_encoding_conflict): Handle new instructions.
1379 (is_mve_unpredictable): Likewise.
1380 (mve_opcodes): Add new instructions.
1381 (print_mve_unpredictable): Handle new reasons.
1382 (print_mve_register_blocks): New print function.
1383 (print_mve_size): Handle new instructions.
1384 (print_insn_mve): Likewise.
1386 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1387 Michael Collison <michael.collison@arm.com>
1389 * arm-dis.c (enum mve_instructions): Add new instructions.
1390 (enum mve_unpredictable): Add new reasons.
1391 (enum mve_undefined): Likewise.
1392 (is_mve_encoding_conflict): Handle new instructions.
1393 (is_mve_undefined): Likewise.
1394 (is_mve_unpredictable): Likewise.
1395 (coprocessor_opcodes): Move NEON VDUP from here...
1396 (neon_opcodes): ... to here.
1397 (mve_opcodes): Add new instructions.
1398 (print_mve_undefined): Handle new reasons.
1399 (print_mve_unpredictable): Likewise.
1400 (print_mve_size): Handle new instructions.
1401 (print_insn_neon): Handle vdup.
1402 (print_insn_mve): Handle new operands.
1404 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1405 Michael Collison <michael.collison@arm.com>
1407 * arm-dis.c (enum mve_instructions): Add new instructions.
1408 (enum mve_unpredictable): Add new values.
1409 (mve_opcodes): Add new instructions.
1410 (vec_condnames): New array with vector conditions.
1411 (mve_predicatenames): New array with predicate suffixes.
1412 (mve_vec_sizename): New array with vector sizes.
1413 (enum vpt_pred_state): New enum with vector predication states.
1414 (struct vpt_block): New struct type for vpt blocks.
1415 (vpt_block_state): Global struct to keep track of state.
1416 (mve_extract_pred_mask): New helper function.
1417 (num_instructions_vpt_block): Likewise.
1418 (mark_outside_vpt_block): Likewise.
1419 (mark_inside_vpt_block): Likewise.
1420 (invert_next_predicate_state): Likewise.
1421 (update_next_predicate_state): Likewise.
1422 (update_vpt_block_state): Likewise.
1423 (is_vpt_instruction): Likewise.
1424 (is_mve_encoding_conflict): Add entries for new instructions.
1425 (is_mve_unpredictable): Likewise.
1426 (print_mve_unpredictable): Handle new cases.
1427 (print_instruction_predicate): Likewise.
1428 (print_mve_size): New function.
1429 (print_vec_condition): New function.
1430 (print_insn_mve): Handle vpt blocks and new print operands.
1432 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1434 * arm-dis.c (print_insn_coprocessor_1): Disable the use of coprocessors
1435 8, 14 and 15 for Armv8.1-M Mainline.
1437 2019-05-16 Andre Vieira <andre.simoesdiasvieira@arm.com>
1438 Michael Collison <michael.collison@arm.com>
1440 * arm-dis.c (enum mve_instructions): New enum.
1441 (enum mve_unpredictable): Likewise.
1442 (enum mve_undefined): Likewise.
1443 (struct mopcode32): New struct.
1444 (is_mve_okay_in_it): New function.
1445 (is_mve_architecture): Likewise.
1446 (arm_decode_field): Likewise.
1447 (arm_decode_field_multiple): Likewise.
1448 (is_mve_encoding_conflict): Likewise.
1449 (is_mve_undefined): Likewise.
1450 (is_mve_unpredictable): Likewise.
1451 (print_mve_undefined): Likewise.
1452 (print_mve_unpredictable): Likewise.
1453 (print_insn_coprocessor_1): Use arm_decode_field_multiple.
1454 (print_insn_mve): New function.
1455 (print_insn_thumb32): Handle MVE architecture.
1456 (select_arm_features): Force thumb for Armv8.1-m Mainline.
1458 2019-05-10 Nick Clifton <nickc@redhat.com>
1461 * ia64-opc.c (ia64_find_matching_opcode): Check for reaching the
1462 end of the table prematurely.
1464 2019-05-10 Faraz Shahbazker <fshahbazker@wavecomp.com>
1466 * mips-opc.c (mips_opcodes): Enable ADD, SUB, DADD and DSUB
1469 2019-05-11 Alan Modra <amodra@gmail.com>
1471 * ppc-dis.c (print_insn_powerpc) Don't skip optional operands
1472 when -Mraw is in effect.
1474 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1476 * aarch64-dis-2.c: Regenerate.
1477 * aarch64-tbl.h (OP_SVE_BBU): New variant set.
1478 (OP_SVE_BBB): New variant set.
1479 (OP_SVE_DDDD): New variant set.
1480 (OP_SVE_HHH): New variant set.
1481 (OP_SVE_HHHU): New variant set.
1482 (OP_SVE_SSS): New variant set.
1483 (OP_SVE_SSSU): New variant set.
1484 (OP_SVE_SHH): New variant set.
1485 (OP_SVE_SBBU): New variant set.
1486 (OP_SVE_DSS): New variant set.
1487 (OP_SVE_DHHU): New variant set.
1488 (OP_SVE_VMV_HSD_BHS): New variant set.
1489 (OP_SVE_VVU_HSD_BHS): New variant set.
1490 (OP_SVE_VVVU_SD_BH): New variant set.
1491 (OP_SVE_VVVU_BHSD): New variant set.
1492 (OP_SVE_VVV_QHD_DBS): New variant set.
1493 (OP_SVE_VVV_HSD_BHS): New variant set.
1494 (OP_SVE_VVV_HSD_BHS2): New variant set.
1495 (OP_SVE_VVV_BHS_HSD): New variant set.
1496 (OP_SVE_VV_BHS_HSD): New variant set.
1497 (OP_SVE_VVV_SD): New variant set.
1498 (OP_SVE_VVU_BHS_HSD): New variant set.
1499 (OP_SVE_VZVV_SD): New variant set.
1500 (OP_SVE_VZVV_BH): New variant set.
1501 (OP_SVE_VZV_SD): New variant set.
1502 (aarch64_opcode_table): Add sve2 instructions.
1504 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1506 * aarch64-asm-2.c: Regenerated.
1507 * aarch64-dis-2.c: Regenerated.
1508 * aarch64-opc-2.c: Regenerated.
1509 * aarch64-opc.c (operand_general_constraint_met_p): Constraint checking
1510 for SVE_SHLIMM_UNPRED_22.
1511 (aarch64_print_operand): Add printing for SVE_SHLIMM_UNPRED_22.
1512 * aarch64-tbl.h (AARCH64_OPERANDS): Use new SVE_SHLIMM_UNPRED_22
1515 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1517 * aarch64-asm.c (aarch64_encode_variant_using_iclass): Handle
1518 sve_size_tsz_bhs iclass encode.
1519 * aarch64-dis.c (aarch64_decode_variant_using_iclass): Handle
1520 sve_size_tsz_bhs iclass decode.
1522 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1524 * aarch64-asm-2.c: Regenerated.
1525 * aarch64-dis-2.c: Regenerated.
1526 * aarch64-opc-2.c: Regenerated.
1527 * aarch64-opc.c (operand_general_constraint_met_p): Constraint checking
1528 for SVE_Zm4_11_INDEX.
1529 (aarch64_print_operand): Add printing for SVE_Zm4_11_INDEX.
1530 (fields): Handle SVE_i2h field.
1531 * aarch64-opc.h (enum aarch64_field_kind): New SVE_i2h field.
1532 * aarch64-tbl.h (AARCH64_OPERANDS): Use new SVE_Zm4_11_INDEX operand.
1534 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1536 * aarch64-asm.c (aarch64_encode_variant_using_iclass): Handle
1537 sve_shift_tsz_bhsd iclass encode.
1538 * aarch64-dis.c (aarch64_decode_variant_using_iclass): Handle
1539 sve_shift_tsz_bhsd iclass decode.
1541 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1543 * aarch64-asm-2.c: Regenerated.
1544 * aarch64-dis-2.c: Regenerated.
1545 * aarch64-opc-2.c: Regenerated.
1546 * aarch64-asm.c (aarch64_ins_sve_shrimm):
1547 (aarch64_encode_variant_using_iclass): Handle
1548 sve_shift_tsz_hsd iclass encode.
1549 * aarch64-dis.c (aarch64_decode_variant_using_iclass): Handle
1550 sve_shift_tsz_hsd iclass decode.
1551 * aarch64-opc.c (operand_general_constraint_met_p): Constraint checking
1552 for SVE_SHRIMM_UNPRED_22.
1553 (aarch64_print_operand): Add printing for SVE_SHRIMM_UNPRED_22.
1554 * aarch64-tbl.h (AARCH64_OPERANDS): Use new SVE_SHRIMM_UNPRED_22
1557 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1559 * aarch64-asm.c (aarch64_encode_variant_using_iclass): Handle
1560 sve_size_013 iclass encode.
1561 * aarch64-dis.c (aarch64_decode_variant_using_iclass): Handle
1562 sve_size_013 iclass decode.
1564 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1566 * aarch64-asm.c (aarch64_encode_variant_using_iclass): Handle
1567 sve_size_bh iclass encode.
1568 * aarch64-dis.c (aarch64_decode_variant_using_iclass): Handle
1569 sve_size_bh iclass decode.
1571 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1573 * aarch64-asm.c (aarch64_encode_variant_using_iclass): Handle
1574 sve_size_sd2 iclass encode.
1575 * aarch64-dis.c (aarch64_decode_variant_using_iclass): Handle
1576 sve_size_sd2 iclass decode.
1577 * aarch64-opc.c (fields): Handle SVE_sz2 field.
1578 * aarch64-opc.h (enum aarch64_field_kind): New SVE_sz2 field.
1580 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1582 * aarch64-asm-2.c: Regenerated.
1583 * aarch64-dis-2.c: Regenerated.
1584 * aarch64-opc-2.c: Regenerated.
1585 * aarch64-opc.c (operand_general_constraint_met_p): Constraint checking
1587 (aarch64_print_operand): Add printing for SVE_ADDR_ZX.
1588 * aarch64-tbl.h (AARCH64_OPERANDS): Use new SVE_ADDR_ZX operand.
1590 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1592 * aarch64-asm-2.c: Regenerated.
1593 * aarch64-dis-2.c: Regenerated.
1594 * aarch64-opc-2.c: Regenerated.
1595 * aarch64-opc.c (operand_general_constraint_met_p): Constraint checking
1596 for SVE_Zm3_11_INDEX.
1597 (aarch64_print_operand): Add printing for SVE_Zm3_11_INDEX.
1598 (fields): Handle SVE_i3l and SVE_i3h2 fields.
1599 * aarch64-opc.h (enum aarch64_field_kind): New SVE_i3l and SVE_i3h2
1601 * aarch64-tbl.h (AARCH64_OPERANDS): Use new SVE_Zm3_11_INDEX operand.
1603 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1605 * aarch64-asm.c (aarch64_encode_variant_using_iclass): Handle
1606 sve_size_hsd2 iclass encode.
1607 * aarch64-dis.c (aarch64_decode_variant_using_iclass): Handle
1608 sve_size_hsd2 iclass decode.
1609 * aarch64-opc.c (fields): Handle SVE_size field.
1610 * aarch64-opc.h (enum aarch64_field_kind): New SVE_size field.
1612 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1614 * aarch64-asm-2.c: Regenerated.
1615 * aarch64-dis-2.c: Regenerated.
1616 * aarch64-opc-2.c: Regenerated.
1617 * aarch64-opc.c (operand_general_constraint_met_p): Constraint checking
1619 (aarch64_print_operand): Add printing for SVE_IMM_ROT3.
1620 (fields): Handle SVE_rot3 field.
1621 * aarch64-opc.h (enum aarch64_field_kind): New SVE_rot3 field.
1622 * aarch64-tbl.h (AARCH64_OPERANDS): Use new SVE_IMM_ROT3 operand.
1624 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1626 * aarch64-opc.c (verify_constraints): Check for movprfx for sve2
1629 2019-05-09 Matthew Malcomson <matthew.malcomson@arm.com>
1632 (aarch64_feature_sve2, aarch64_feature_sve2aes,
1633 aarch64_feature_sve2sha3, aarch64_feature_sve2sm4,
1634 aarch64_feature_sve2bitperm): New feature sets.
1635 (SVE2, SVE2_AES, SVE2_SHA3, SVE2_SM4, SVE2_BITPERM): New macros
1636 for feature set addresses.
1637 (SVE2_INSN, SVE2_INSNC, SVE2AES_INSN, SVE2SHA3_INSN,
1638 SVE2SM4_INSN, SVE2SM4_INSNC, SVE2BITPERM_INSN): New macros.
1640 2019-05-06 Andrew Bennett <andrew.bennett@imgtec.com>
1641 Faraz Shahbazker <fshahbazker@wavecomp.com>
1643 * mips-dis.c (mips_calculate_combination_ases): Add ISA
1644 argument and set ASE_EVA_R6 appropriately.
1645 (set_default_mips_dis_options): Pass ISA to above.
1646 (parse_mips_dis_option): Likewise.
1647 * mips-opc.c (EVAR6): New macro.
1648 (mips_builtin_opcodes): Add llwpe, scwpe.
1650 2019-05-01 Sudakshina Das <sudi.das@arm.com>
1652 * aarch64-asm-2.c: Regenerated.
1653 * aarch64-dis-2.c: Regenerated.
1654 * aarch64-opc-2.c: Regenerated.
1655 * aarch64-opc.c (operand_general_constraint_met_p): Add case for
1656 AARCH64_OPND_TME_UIMM16.
1657 (aarch64_print_operand): Likewise.
1658 * aarch64-tbl.h (QL_IMM_NIL): New.
1661 (struct aarch64_opcode): Add tstart, tcommit, ttest and tcancel.
1663 2019-04-29 John Darrington <john@darrington.wattle.id.au>
1665 * s12z-opc.c (shift_discrim): Return OP_INVALID when reading fails.
1667 2019-04-26 Andrew Bennett <andrew.bennett@imgtec.com>
1668 Faraz Shahbazker <fshahbazker@wavecomp.com>
1670 * mips-opc.c (mips_builtin_opcodes): Add llwp, lldp, scwp, scdp.
1672 2019-04-24 John Darrington <john@darrington.wattle.id.au>
1674 * s12z-opc.h: Add extern "C" bracketing to help
1675 users who wish to use this interface in c++ code.
1677 2019-04-24 John Darrington <john@darrington.wattle.id.au>
1679 * s12z-opc.c (bm_decode): Handle bit map operations with the
1682 2019-04-15 Thomas Preud'homme <thomas.preudhomme@arm.com>
1684 * arm-dis.c (coprocessor_opcodes): Document new %J and %K format
1685 specifier. Add entries for VLDR and VSTR of system registers.
1686 (print_insn_coprocessor): Forbid coprocessor numbers 8, 14 and 15 in
1687 coprocessor instructions on Armv8.1-M Mainline targets. Add handling
1688 of %J and %K format specifier.
1690 2019-04-15 Thomas Preud'homme <thomas.preudhomme@arm.com>
1692 * arm-dis.c (coprocessor_opcodes): Document new %C format control code.
1693 Add new entries for VSCCLRM instruction.
1694 (print_insn_coprocessor): Handle new %C format control code.
1696 2019-04-15 Thomas Preud'homme <thomas.preudhomme@arm.com>
1698 * arm-dis.c (enum isa): New enum.
1699 (struct sopcode32): New structure.
1700 (coprocessor_opcodes): change type of entries to struct sopcode32 and
1701 set isa field of all current entries to ANY.
1702 (print_insn_coprocessor): Change type of insn to struct sopcode32.
1703 Only match an entry if its isa field allows the current mode.
1705 2019-04-15 Thomas Preud'homme <thomas.preudhomme@arm.com>
1707 * arm-dis.c (thumb_opcodes): Document %n control code. Add entry for
1709 (print_insn_thumb32): Add logic to print %n CLRM register list.
1711 2019-04-15 Sudakshina Das <sudi.das@arm.com>
1713 * arm-dis.c (print_insn_thumb32): Updated to accept new %P
1716 2019-04-15 Sudakshina Das <sudi.das@arm.com>
1718 * arm-dis.c (thumb32_opcodes): New instruction bfcsel.
1719 (print_insn_thumb32): Edit the switch case for %Z.
1721 2019-04-15 Sudakshina Das <sudi.das@arm.com>
1723 * arm-dis.c (print_insn_thumb32): Updated to accept new %Z pattern.
1725 2019-04-15 Sudakshina Das <sudi.das@arm.com>
1727 * arm-dis.c (thumb32_opcodes): New instruction bfl.
1729 2019-04-15 Sudakshina Das <sudi.das@arm.com>
1731 * arm-dis.c (print_insn_thumb32): Updated to accept new %Y pattern.
1733 2019-04-15 Sudakshina Das <sudi.das@arm.com>
1735 * arm-dis.c (print_insn_thumb32): Add '%<bitfield>S' to print an
1736 Arm register with r13 and r15 unpredictable.
1737 (thumb32_opcodes): New instructions for bfx and bflx.
1739 2019-04-15 Sudakshina Das <sudi.das@arm.com>
1741 * arm-dis.c (thumb32_opcodes): New instructions for bf.
1743 2019-04-15 Sudakshina Das <sudi.das@arm.com>
1745 * arm-dis.c (print_insn_thumb32): Updated to accept new %W pattern.
1747 2019-04-15 Sudakshina Das <sudi.das@arm.com>
1749 * arm-dis.c (print_insn_thumb32): Updated to accept new %G pattern.
1751 2019-04-15 Thomas Preud'homme <thomas.preudhomme@arm.com>
1753 * arm-dis.c (select_arm_features): Add logic for Armv8.1-M Mainline.
1755 2019-04-12 John Darrington <john@darrington.wattle.id.au>
1757 s12z-dis.c, s12z-opc.c, s12z-opc.h: Replace "operator" with
1758 "optr". ("operator" is a reserved word in c++).
1760 2019-04-11 Sudakshina Das <sudi.das@arm.com>
1762 * aarch64-opc.c (aarch64_print_operand): Add case for
1764 (verify_constraints): Likewise.
1765 * aarch64-tbl.h (QL_LDST_AT): Update to add SP qualifier.
1766 (struct aarch64_opcode): Update stg, stzg, st2g, stz2g instructions
1767 to accept Rt|SP as first operand.
1768 (AARCH64_OPERANDS): Add new Rt_SP.
1769 * aarch64-asm-2.c: Regenerated.
1770 * aarch64-dis-2.c: Regenerated.
1771 * aarch64-opc-2.c: Regenerated.
1773 2019-04-11 Sudakshina Das <sudi.das@arm.com>
1775 * aarch64-asm-2.c: Regenerated.
1776 * aarch64-dis-2.c: Likewise.
1777 * aarch64-opc-2.c: Likewise.
1778 * aarch64-tbl.h (aarch64_opcode): Add new ldgm and stgm.
1780 2019-04-09 Robert Suchanek <robert.suchanek@mips.com>
1782 * mips-opc.c (mips_builtin_opcodes): Add RDHWR rt rd sel.
1784 2019-04-08 H.J. Lu <hongjiu.lu@intel.com>
1786 * i386-opc.tbl: Consolidate AVX512 BF16 entries.
1787 * i386-init.h: Regenerated.
1789 2019-04-07 Alan Modra <amodra@gmail.com>
1791 * ppc-dis.c (print_insn_powerpc): Use a tiny state machine
1792 op_separator to control printing of spaces, comma and parens
1793 rather than need_comma, need_paren and spaces vars.
1795 2019-04-07 Alan Modra <amodra@gmail.com>
1798 * arm-dis.c (print_insn_coprocessor): Correct bracket placement.
1799 (print_insn_neon, print_insn_arm): Likewise.
1801 2019-04-05 Xuepeng Guo <xuepeng.guo@intel.com>
1803 * i386-dis-evex.h (evex_table): Updated to support BF16
1805 * i386-dis.c (enum): Add EVEX_W_0F3852_P_1, EVEX_W_0F3872_P_1
1806 and EVEX_W_0F3872_P_3.
1807 * i386-gen.c (cpu_flag_init): Add CPU_AVX512_BF16_FLAGS.
1808 (cpu_flags): Add bitfield for CpuAVX512_BF16.
1809 * i386-opc.h (enum): Add CpuAVX512_BF16.
1810 (i386_cpu_flags): Add bitfield for cpuavx512_bf16.
1811 * i386-opc.tbl: Add AVX512 BF16 instructions.
1812 * i386-init.h: Regenerated.
1813 * i386-tbl.h: Likewise.
1815 2019-04-05 Alan Modra <amodra@gmail.com>
1817 * ppc-opc.c (XLBH_MASK): Subtract off BH field from BB_MASK.
1818 (powerpc_opcodes): Reorder bcctr and bclr extended mnemonics
1819 to favour printing of "-" branch hint when using the "y" bit.
1820 Allow BH field on bc{ctr,lr,tar}{,l}{-,+}.
1822 2019-04-05 Alan Modra <amodra@gmail.com>
1824 * ppc-dis.c (print_insn_powerpc): Delay printing spaces after
1825 opcode until first operand is output.
1827 2019-04-04 Peter Bergner <bergner@linux.ibm.com>
1830 * ppc-opc.c (valid_bo_pre_v2): Add comments.
1831 (valid_bo_post_v2): Add support for 'at' branch hints.
1832 (insert_bo): Only error on branch on ctr.
1833 (get_bo_hint_mask): New function.
1834 (insert_boe): Add new 'branch_taken' formal argument. Add support
1835 for inserting 'at' branch hints.
1836 (extract_boe): Add new 'branch_taken' formal argument. Add support
1837 for extracting 'at' branch hints.
1838 (insert_bom, extract_bom, insert_bop, extract_bop): New functions.
1839 (BOE): Delete operand.
1840 (BOM, BOP): New operands.
1842 (XLYLK, XLYLK_MASK, XLYBB_MASK): Delete.
1843 (powerpc_opcodes) <bc-, bcl-, bca-, bcla-, bclr-, bclrl-, bcctr-,
1844 bcctrl-, bctar-, bctarl->: Replace BOE with BOM.
1845 (powerpc_opcodes) <bc+, bcl+, bca+, bcla+, bclr+, bclrl+, bcctr+,
1846 bcctrl+, bctar+, bctarl+>: Replace BOE with BOP.
1847 <bdnztar, bdnztarl, bdztar, bdztarl, btar, btarl, bdnztar-, bdnztarl-,
1848 bdnztar+, bdnztarl+, bdztar-, bdztarl-, bdztar+, bdztarl+, bgetar,
1849 bnltar, bgetarl, bnltarl, bletar, bngtar, bletarl, bngtarl, bnetar,
1850 bnetarl, bnstar, bnutar, bnstarl, bnutarl, bgetar-, bnltar-, bgetarl-,
1851 bnltarl-, bletar-, bngtar-, bletarl-, bngtarl-, bnetar-, bnetarl-,
1852 bnstar-, bnutar-, bnstarl-, bnutarl-, bgetar+, bnltar+, bgetarl+,
1853 bnltarl+, bletar+, bngtar+, bletarl+, bngtarl+, bnetar+, bnetarl+,
1854 bnstar+, bnutar+, bnstarl+, bnutarl+, blttar, blttarl, bgttar, bgttarl,
1855 beqtar, beqtarl, bsotar, buntar, bsotarl, buntarl, blttar-, blttarl-,
1856 bgttar-, bgttarl-, beqtar-, beqtarl-, bsotar-, buntar-, bsotarl-,
1857 buntarl-, blttar+, blttarl+, bgttar+, bgttarl+, beqtar+, beqtarl+,
1858 bsotar+, buntar+, bsotarl+, buntarl+, bdnzftar, bdnzftarl, bdzftar,
1859 bdzftarl, bftar, bftarl, bftar-, bftarl-, bftar+, bftarl+, bdnzttar,
1860 bdnzttarl, bdzttar, bdzttarl, bttar, bttarl, bttar-, bttarl-, bttar+,
1861 bttarl+>: New extended mnemonics.
1863 2019-03-28 Alan Modra <amodra@gmail.com>
1866 * ppc-opc.c (BTF): Define.
1867 (powerpc_opcodes): Use for mtfsb*.
1868 * ppc-dis.c (print_insn_powerpc): Print fields with both
1869 PPC_OPERAND_CR_REG and PPC_OPERAND_CR_BIT as a plain number.
1871 2019-03-25 Tamar Christina <tamar.christina@arm.com>
1873 * arm-dis.c (struct arm_private_data): Remove has_mapping_symbols.
1874 (mapping_symbol_for_insn): Implement new algorithm.
1875 (print_insn): Remove duplicate code.
1877 2019-03-25 Tamar Christina <tamar.christina@arm.com>
1879 * aarch64-dis.c (print_insn_aarch64):
1882 2019-03-25 Tamar Christina <tamar.christina@arm.com>
1884 * aarch64-dis.c (print_insn_aarch64): Update the mapping symbol search
1887 2019-03-25 Tamar Christina <tamar.christina@arm.com>
1889 * aarch64-dis.c (last_stop_offset): New.
1890 (print_insn_aarch64): Use stop_offset.
1892 2019-03-19 H.J. Lu <hongjiu.lu@intel.com>
1895 * i386-gen.c (cpu_flag_init): Add CPU_ANY_AVX512F_FLAGS to
1897 * i386-init.h: Regenerated.
1899 2019-03-18 H.J. Lu <hongjiu.lu@intel.com>
1902 * i386-opc.tbl: Add Optimize to vmovdqa32, vmovdqa64, vmovdqu8,
1903 vmovdqu16, vmovdqu32 and vmovdqu64.
1904 * i386-tbl.h: Regenerated.
1906 2019-03-12 Andreas Krebbel <krebbel@linux.ibm.com>
1908 * s390-opc.txt: Rename selhhhr to selfhr. Remove optional operand
1909 from vstrszb, vstrszh, and vstrszf.
1911 2019-03-12 Andreas Krebbel <krebbel@linux.ibm.com>
1913 * s390-opc.txt: Add instruction descriptions.
1915 2019-02-08 Jim Wilson <jimw@sifive.com>
1917 * riscv-opc.c (riscv_opcodes) <beq>: Use Cz to compress 3 operand form.
1920 2019-02-07 Tamar Christina <tamar.christina@arm.com>
1922 * arm-dis.c (arm_opcodes): Redefine hlt to armv1.
1924 2019-02-07 Tamar Christina <tamar.christina@arm.com>
1927 * aarch64-opc.h (enum aarch64_field_kind): Add FLD_sz.
1928 * aarch64-opc.c (verify_elem_sd): New.
1929 (fields): Add FLD_sz entr.
1930 * aarch64-tbl.h (_SIMD_INSN): New.
1931 (aarch64_opcode_table): Add elem_sd verifier to fmla, fmls, fmul and
1932 fmulx scalar and vector by element isns.
1934 2019-02-07 Nick Clifton <nickc@redhat.com>
1936 * po/sv.po: Updated Swedish translation.
1938 2019-01-31 Andreas Krebbel <krebbel@linux.ibm.com>
1940 * s390-mkopc.c (main): Accept arch13 as cpu string.
1941 * s390-opc.c: Add new instruction formats and instruction opcode
1943 * s390-opc.txt: Add new arch13 instructions.
1945 2019-01-25 Sudakshina Das <sudi.das@arm.com>
1947 * aarch64-tbl.h (QL_LDST_AT): Update macro.
1948 (aarch64_opcode): Change encoding for stg, stzg
1950 * aarch64-asm-2.c: Regenerated.
1951 * aarch64-dis-2.c: Regenerated.
1952 * aarch64-opc-2.c: Regenerated.
1954 2019-01-25 Sudakshina Das <sudi.das@arm.com>
1956 * aarch64-asm-2.c: Regenerated.
1957 * aarch64-dis-2.c: Likewise.
1958 * aarch64-opc-2.c: Likewise.
1959 * aarch64-tbl.h (aarch64_opcode): Add new stzgm.
1961 2019-01-25 Sudakshina Das <sudi.das@arm.com>
1962 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
1964 * aarch64-asm.c (aarch64_ins_addr_simple_2): Remove.
1965 * aarch64-asm.h (ins_addr_simple_2): Likeiwse.
1966 * aarch64-dis.c (aarch64_ext_addr_simple_2): Likewise.
1967 * aarch64-dis.h (ext_addr_simple_2): Likewise.
1968 * aarch64-opc.c (operand_general_constraint_met_p): Remove
1969 case for ldstgv_indexed.
1970 (aarch64_print_operand): Remove case for AARCH64_OPND_ADDR_SIMPLE_2.
1971 * aarch64-tbl.h (struct aarch64_opcode): Remove ldgv and stgv.
1972 (AARCH64_OPERANDS): Remove ADDR_SIMPLE_2.
1973 * aarch64-asm-2.c: Regenerated.
1974 * aarch64-dis-2.c: Regenerated.
1975 * aarch64-opc-2.c: Regenerated.
1977 2019-01-23 Nick Clifton <nickc@redhat.com>
1979 * po/pt_BR.po: Updated Brazilian Portuguese translation.
1981 2019-01-21 Nick Clifton <nickc@redhat.com>
1983 * po/de.po: Updated German translation.
1984 * po/uk.po: Updated Ukranian translation.
1986 2019-01-20 Chenghua Xu <paul.hua.gm@gmail.com>
1987 * mips-dis.c (mips_arch_choices): Fix typo in
1988 gs464, gs464e and gs264e descriptors.
1990 2019-01-19 Nick Clifton <nickc@redhat.com>
1992 * configure: Regenerate.
1993 * po/opcodes.pot: Regenerate.
1995 2018-06-24 Nick Clifton <nickc@redhat.com>
1997 2.32 branch created.
1999 2019-01-09 John Darrington <john@darrington.wattle.id.au>
2001 * s12z-dis.c (print_insn_s12z): Do not dereference an operand
2003 -dis.c (opr_emit_disassembly): Do not omit an index if it is
2006 2019-01-09 Andrew Paprocki <andrew@ishiboo.com>
2008 * configure: Regenerate.
2010 2019-01-07 Alan Modra <amodra@gmail.com>
2012 * configure: Regenerate.
2013 * po/POTFILES.in: Regenerate.
2015 2019-01-03 John Darrington <john@darrington.wattle.id.au>
2017 * s12z-opc.c: New file.
2018 * s12z-opc.h: New file.
2019 * s12z-dis.c: Removed all code not directly related to display
2020 of instructions. Used the interface provided by the new files
2022 * Makefile.am (TARGET_LIBOPCODES_CFILES) Add s12z-opc.c.
2023 * Makefile.in: Regenerate.
2024 * configure.ac (bfd_s12z_arch): Correct the dependencies.
2025 * configure: Regenerate.
2027 2019-01-01 Alan Modra <amodra@gmail.com>
2029 Update year range in copyright notice of all files.
2031 For older changes see ChangeLog-2018
2033 Copyright (C) 2019 Free Software Foundation, Inc.
2035 Copying and distribution of this file, with or without modification,
2036 are permitted in any medium without royalty provided the copyright
2037 notice and this notice are preserved.
2043 version-control: never