]>
Commit | Line | Data |
---|---|---|
dd84058d MY |
1 | menu "mpc85xx CPU" |
2 | depends on MPC85xx | |
3 | ||
4 | config SYS_CPU | |
dd84058d MY |
5 | default "mpc85xx" |
6 | ||
7 | choice | |
8 | prompt "Target select" | |
a26cd049 | 9 | optional |
dd84058d MY |
10 | |
11 | config TARGET_SBC8548 | |
12 | bool "Support sbc8548" | |
281ed4c7 | 13 | select ARCH_MPC8548 |
dd84058d MY |
14 | |
15 | config TARGET_SOCRATES | |
16 | bool "Support socrates" | |
25cb74b3 | 17 | select ARCH_MPC8544 |
dd84058d | 18 | |
45a8d117 YS |
19 | config TARGET_B4420QDS |
20 | bool "Support B4420QDS" | |
b41f192b | 21 | select ARCH_B4420 |
45a8d117 YS |
22 | select SUPPORT_SPL |
23 | select PHYS_64BIT | |
24 | ||
dd84058d MY |
25 | config TARGET_B4860QDS |
26 | bool "Support B4860QDS" | |
3006ebc3 | 27 | select ARCH_B4860 |
e5ec4815 | 28 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
02627356 | 29 | select SUPPORT_SPL |
bb6b142f | 30 | select PHYS_64BIT |
dd84058d MY |
31 | |
32 | config TARGET_BSC9131RDB | |
33 | bool "Support BSC9131RDB" | |
115d60c0 | 34 | select ARCH_BSC9131 |
02627356 | 35 | select SUPPORT_SPL |
dd84058d MY |
36 | |
37 | config TARGET_BSC9132QDS | |
38 | bool "Support BSC9132QDS" | |
115d60c0 | 39 | select ARCH_BSC9132 |
e5ec4815 | 40 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
02627356 | 41 | select SUPPORT_SPL |
dd84058d MY |
42 | |
43 | config TARGET_C29XPCIE | |
44 | bool "Support C29XPCIE" | |
4fd64746 | 45 | select ARCH_C29X |
e5ec4815 | 46 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
02627356 | 47 | select SUPPORT_SPL |
cf6bbe4c | 48 | select SUPPORT_TPL |
bb6b142f | 49 | select PHYS_64BIT |
dd84058d MY |
50 | |
51 | config TARGET_P3041DS | |
52 | bool "Support P3041DS" | |
bb6b142f | 53 | select PHYS_64BIT |
5e5fdd2d | 54 | select ARCH_P3041 |
e5ec4815 | 55 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
dd84058d MY |
56 | |
57 | config TARGET_P4080DS | |
58 | bool "Support P4080DS" | |
bb6b142f | 59 | select PHYS_64BIT |
e71372cb | 60 | select ARCH_P4080 |
e5ec4815 | 61 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
dd84058d MY |
62 | |
63 | config TARGET_P5020DS | |
64 | bool "Support P5020DS" | |
bb6b142f | 65 | select PHYS_64BIT |
cefe11cd | 66 | select ARCH_P5020 |
e5ec4815 | 67 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
dd84058d MY |
68 | |
69 | config TARGET_P5040DS | |
70 | bool "Support P5040DS" | |
bb6b142f | 71 | select PHYS_64BIT |
95390360 | 72 | select ARCH_P5040 |
e5ec4815 | 73 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
dd84058d MY |
74 | |
75 | config TARGET_MPC8536DS | |
76 | bool "Support MPC8536DS" | |
24ad75ae | 77 | select ARCH_MPC8536 |
d26e34c4 YS |
78 | # Use DDR3 controller with DDR2 DIMMs on this board |
79 | select SYS_FSL_DDRC_GEN3 | |
dd84058d MY |
80 | |
81 | config TARGET_MPC8540ADS | |
82 | bool "Support MPC8540ADS" | |
7f825218 | 83 | select ARCH_MPC8540 |
dd84058d MY |
84 | |
85 | config TARGET_MPC8541CDS | |
86 | bool "Support MPC8541CDS" | |
3aff3082 | 87 | select ARCH_MPC8541 |
dd84058d MY |
88 | |
89 | config TARGET_MPC8544DS | |
90 | bool "Support MPC8544DS" | |
25cb74b3 | 91 | select ARCH_MPC8544 |
dd84058d MY |
92 | |
93 | config TARGET_MPC8548CDS | |
94 | bool "Support MPC8548CDS" | |
281ed4c7 | 95 | select ARCH_MPC8548 |
dd84058d MY |
96 | |
97 | config TARGET_MPC8555CDS | |
98 | bool "Support MPC8555CDS" | |
3c3d8ab5 | 99 | select ARCH_MPC8555 |
dd84058d MY |
100 | |
101 | config TARGET_MPC8560ADS | |
102 | bool "Support MPC8560ADS" | |
99d0a312 | 103 | select ARCH_MPC8560 |
dd84058d MY |
104 | |
105 | config TARGET_MPC8568MDS | |
106 | bool "Support MPC8568MDS" | |
d07c3843 | 107 | select ARCH_MPC8568 |
dd84058d MY |
108 | |
109 | config TARGET_MPC8569MDS | |
110 | bool "Support MPC8569MDS" | |
23b36a7d | 111 | select ARCH_MPC8569 |
dd84058d MY |
112 | |
113 | config TARGET_MPC8572DS | |
114 | bool "Support MPC8572DS" | |
c8f48474 | 115 | select ARCH_MPC8572 |
d26e34c4 YS |
116 | # Use DDR3 controller with DDR2 DIMMs on this board |
117 | select SYS_FSL_DDRC_GEN3 | |
dd84058d | 118 | |
7601686c YS |
119 | config TARGET_P1010RDB_PA |
120 | bool "Support P1010RDB_PA" | |
121 | select ARCH_P1010 | |
e5ec4815 | 122 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
7601686c YS |
123 | select SUPPORT_SPL |
124 | select SUPPORT_TPL | |
125 | ||
126 | config TARGET_P1010RDB_PB | |
127 | bool "Support P1010RDB_PB" | |
7d5f9f84 | 128 | select ARCH_P1010 |
e5ec4815 | 129 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
02627356 | 130 | select SUPPORT_SPL |
cf6bbe4c | 131 | select SUPPORT_TPL |
dd84058d MY |
132 | |
133 | config TARGET_P1022DS | |
134 | bool "Support P1022DS" | |
feb9e25b | 135 | select ARCH_P1022 |
02627356 | 136 | select SUPPORT_SPL |
cf6bbe4c | 137 | select SUPPORT_TPL |
dd84058d MY |
138 | |
139 | config TARGET_P1023RDB | |
140 | bool "Support P1023RDB" | |
9bb1d6bc | 141 | select ARCH_P1023 |
dd84058d | 142 | |
fedae6eb YS |
143 | config TARGET_P1020MBG |
144 | bool "Support P1020MBG-PC" | |
145 | select SUPPORT_SPL | |
146 | select SUPPORT_TPL | |
484fff64 YS |
147 | select ARCH_P1020 |
148 | ||
aa14620c YS |
149 | config TARGET_P1020RDB_PC |
150 | bool "Support P1020RDB-PC" | |
151 | select SUPPORT_SPL | |
152 | select SUPPORT_TPL | |
484fff64 | 153 | select ARCH_P1020 |
aa14620c | 154 | |
f404b66c YS |
155 | config TARGET_P1020RDB_PD |
156 | bool "Support P1020RDB-PD" | |
157 | select SUPPORT_SPL | |
158 | select SUPPORT_TPL | |
484fff64 | 159 | select ARCH_P1020 |
f404b66c | 160 | |
e9bc8a8f YS |
161 | config TARGET_P1020UTM |
162 | bool "Support P1020UTM" | |
163 | select SUPPORT_SPL | |
164 | select SUPPORT_TPL | |
484fff64 | 165 | select ARCH_P1020 |
fedae6eb | 166 | |
da439db3 YS |
167 | config TARGET_P1021RDB |
168 | bool "Support P1021RDB" | |
169 | select SUPPORT_SPL | |
170 | select SUPPORT_TPL | |
a990799d | 171 | select ARCH_P1021 |
da439db3 | 172 | |
4eedabfe YS |
173 | config TARGET_P1024RDB |
174 | bool "Support P1024RDB" | |
175 | select SUPPORT_SPL | |
176 | select SUPPORT_TPL | |
52b6f13d | 177 | select ARCH_P1024 |
4eedabfe | 178 | |
b0c98b4b YS |
179 | config TARGET_P1025RDB |
180 | bool "Support P1025RDB" | |
181 | select SUPPORT_SPL | |
182 | select SUPPORT_TPL | |
4167a67d | 183 | select ARCH_P1025 |
b0c98b4b | 184 | |
8435aa77 YS |
185 | config TARGET_P2020RDB |
186 | bool "Support P2020RDB-PC" | |
187 | select SUPPORT_SPL | |
188 | select SUPPORT_TPL | |
4593637b | 189 | select ARCH_P2020 |
8435aa77 | 190 | |
dd84058d MY |
191 | config TARGET_P1_TWR |
192 | bool "Support p1_twr" | |
4167a67d | 193 | select ARCH_P1025 |
dd84058d | 194 | |
dd84058d MY |
195 | config TARGET_P2041RDB |
196 | bool "Support P2041RDB" | |
ce040c83 | 197 | select ARCH_P2041 |
e5ec4815 | 198 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
bb6b142f | 199 | select PHYS_64BIT |
dd84058d MY |
200 | |
201 | config TARGET_QEMU_PPCE500 | |
202 | bool "Support qemu-ppce500" | |
10343403 | 203 | select ARCH_QEMU_E500 |
bb6b142f | 204 | select PHYS_64BIT |
dd84058d | 205 | |
6f53bd47 YS |
206 | config TARGET_T1024QDS |
207 | bool "Support T1024QDS" | |
e5d5f5a8 | 208 | select ARCH_T1024 |
e5ec4815 | 209 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
aba80048 | 210 | select SUPPORT_SPL |
bb6b142f | 211 | select PHYS_64BIT |
aba80048 | 212 | |
08c75292 YS |
213 | config TARGET_T1023RDB |
214 | bool "Support T1023RDB" | |
5ff3f41d | 215 | select ARCH_T1023 |
e5ec4815 | 216 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
08c75292 YS |
217 | select SUPPORT_SPL |
218 | select PHYS_64BIT | |
219 | ||
220 | config TARGET_T1024RDB | |
221 | bool "Support T1024RDB" | |
e5d5f5a8 | 222 | select ARCH_T1024 |
e5ec4815 | 223 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
48c6f328 | 224 | select SUPPORT_SPL |
bb6b142f | 225 | select PHYS_64BIT |
48c6f328 | 226 | |
dd84058d MY |
227 | config TARGET_T1040QDS |
228 | bool "Support T1040QDS" | |
5d737010 | 229 | select ARCH_T1040 |
e5ec4815 | 230 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
bb6b142f | 231 | select PHYS_64BIT |
dd84058d | 232 | |
95a809b9 YS |
233 | config TARGET_T1040RDB |
234 | bool "Support T1040RDB" | |
5d737010 | 235 | select ARCH_T1040 |
e5ec4815 | 236 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
95a809b9 YS |
237 | select SUPPORT_SPL |
238 | select PHYS_64BIT | |
239 | ||
a016735c YS |
240 | config TARGET_T1040D4RDB |
241 | bool "Support T1040D4RDB" | |
242 | select ARCH_T1040 | |
e5ec4815 | 243 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
a016735c YS |
244 | select SUPPORT_SPL |
245 | select PHYS_64BIT | |
246 | ||
95a809b9 YS |
247 | config TARGET_T1042RDB |
248 | bool "Support T1042RDB" | |
5449c98a | 249 | select ARCH_T1042 |
e5ec4815 | 250 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
02627356 | 251 | select SUPPORT_SPL |
bb6b142f | 252 | select PHYS_64BIT |
dd84058d | 253 | |
319ed24a YS |
254 | config TARGET_T1042D4RDB |
255 | bool "Support T1042D4RDB" | |
256 | select ARCH_T1042 | |
e5ec4815 | 257 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
319ed24a YS |
258 | select SUPPORT_SPL |
259 | select PHYS_64BIT | |
260 | ||
55ed8ae3 YS |
261 | config TARGET_T1042RDB_PI |
262 | bool "Support T1042RDB_PI" | |
263 | select ARCH_T1042 | |
e5ec4815 | 264 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
55ed8ae3 YS |
265 | select SUPPORT_SPL |
266 | select PHYS_64BIT | |
267 | ||
638d5be0 YS |
268 | config TARGET_T2080QDS |
269 | bool "Support T2080QDS" | |
0f3d80e9 | 270 | select ARCH_T2080 |
e5ec4815 | 271 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
02627356 | 272 | select SUPPORT_SPL |
bb6b142f | 273 | select PHYS_64BIT |
dd84058d | 274 | |
01671e66 YS |
275 | config TARGET_T2080RDB |
276 | bool "Support T2080RDB" | |
0f3d80e9 | 277 | select ARCH_T2080 |
e5ec4815 | 278 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
02627356 | 279 | select SUPPORT_SPL |
bb6b142f | 280 | select PHYS_64BIT |
dd84058d | 281 | |
638d5be0 YS |
282 | config TARGET_T2081QDS |
283 | bool "Support T2081QDS" | |
0f3d80e9 | 284 | select ARCH_T2081 |
638d5be0 YS |
285 | select SUPPORT_SPL |
286 | select PHYS_64BIT | |
287 | ||
9c21d06c YS |
288 | config TARGET_T4160QDS |
289 | bool "Support T4160QDS" | |
652a7bbd | 290 | select ARCH_T4160 |
e5ec4815 | 291 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
9c21d06c YS |
292 | select SUPPORT_SPL |
293 | select PHYS_64BIT | |
294 | ||
12ffdb3b YS |
295 | config TARGET_T4160RDB |
296 | bool "Support T4160RDB" | |
652a7bbd | 297 | select ARCH_T4160 |
12ffdb3b YS |
298 | select SUPPORT_SPL |
299 | select PHYS_64BIT | |
300 | ||
dd84058d MY |
301 | config TARGET_T4240QDS |
302 | bool "Support T4240QDS" | |
26bc57da | 303 | select ARCH_T4240 |
e5ec4815 | 304 | select BOARD_LATE_INIT if CHAIN_OF_TRUST |
02627356 | 305 | select SUPPORT_SPL |
bb6b142f | 306 | select PHYS_64BIT |
dd84058d MY |
307 | |
308 | config TARGET_T4240RDB | |
309 | bool "Support T4240RDB" | |
26bc57da | 310 | select ARCH_T4240 |
373762c3 | 311 | select SUPPORT_SPL |
bb6b142f | 312 | select PHYS_64BIT |
dd84058d MY |
313 | |
314 | config TARGET_CONTROLCENTERD | |
315 | bool "Support controlcenterd" | |
feb9e25b | 316 | select ARCH_P1022 |
dd84058d MY |
317 | |
318 | config TARGET_KMP204X | |
319 | bool "Support kmp204x" | |
ce040c83 | 320 | select ARCH_P2041 |
bb6b142f | 321 | select PHYS_64BIT |
dd84058d | 322 | |
dd84058d MY |
323 | config TARGET_XPEDITE520X |
324 | bool "Support xpedite520x" | |
281ed4c7 | 325 | select ARCH_MPC8548 |
dd84058d MY |
326 | |
327 | config TARGET_XPEDITE537X | |
328 | bool "Support xpedite537x" | |
c8f48474 | 329 | select ARCH_MPC8572 |
d26e34c4 YS |
330 | # Use DDR3 controller with DDR2 DIMMs on this board |
331 | select SYS_FSL_DDRC_GEN3 | |
dd84058d MY |
332 | |
333 | config TARGET_XPEDITE550X | |
334 | bool "Support xpedite550x" | |
4593637b | 335 | select ARCH_P2020 |
dd84058d | 336 | |
8b0044ff OZ |
337 | config TARGET_UCP1020 |
338 | bool "Support uCP1020" | |
484fff64 | 339 | select ARCH_P1020 |
8b0044ff | 340 | |
22a1b99a YS |
341 | config TARGET_CYRUS_P5020 |
342 | bool "Support Varisys Cyrus P5020" | |
343 | select ARCH_P5020 | |
344 | select PHYS_64BIT | |
345 | ||
346 | config TARGET_CYRUS_P5040 | |
347 | bool "Support Varisys Cyrus P5040" | |
348 | select ARCH_P5040 | |
bb6b142f | 349 | select PHYS_64BIT |
87e29878 | 350 | |
dd84058d MY |
351 | endchoice |
352 | ||
b41f192b YS |
353 | config ARCH_B4420 |
354 | bool | |
f8dee360 | 355 | select E500MC |
9ec10107 | 356 | select E6500 |
05cb79a7 | 357 | select FSL_LAW |
22120f11 | 358 | select SYS_FSL_DDR_VER_47 |
63659ff3 YS |
359 | select SYS_FSL_ERRATUM_A004477 |
360 | select SYS_FSL_ERRATUM_A005871 | |
361 | select SYS_FSL_ERRATUM_A006379 | |
362 | select SYS_FSL_ERRATUM_A006384 | |
363 | select SYS_FSL_ERRATUM_A006475 | |
364 | select SYS_FSL_ERRATUM_A006593 | |
365 | select SYS_FSL_ERRATUM_A007075 | |
366 | select SYS_FSL_ERRATUM_A007186 | |
367 | select SYS_FSL_ERRATUM_A007212 | |
368 | select SYS_FSL_ERRATUM_A009942 | |
d26e34c4 | 369 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 370 | select SYS_FSL_HAS_SEC |
7371774a | 371 | select SYS_FSL_QORIQ_CHASSIS2 |
90b80386 | 372 | select SYS_FSL_SEC_BE |
2c2e2c9e | 373 | select SYS_FSL_SEC_COMPAT_4 |
4851278e | 374 | select SYS_PPC64 |
b41f192b | 375 | |
3006ebc3 YS |
376 | config ARCH_B4860 |
377 | bool | |
f8dee360 | 378 | select E500MC |
9ec10107 | 379 | select E6500 |
05cb79a7 | 380 | select FSL_LAW |
22120f11 | 381 | select SYS_FSL_DDR_VER_47 |
63659ff3 YS |
382 | select SYS_FSL_ERRATUM_A004477 |
383 | select SYS_FSL_ERRATUM_A005871 | |
384 | select SYS_FSL_ERRATUM_A006379 | |
385 | select SYS_FSL_ERRATUM_A006384 | |
386 | select SYS_FSL_ERRATUM_A006475 | |
387 | select SYS_FSL_ERRATUM_A006593 | |
388 | select SYS_FSL_ERRATUM_A007075 | |
389 | select SYS_FSL_ERRATUM_A007186 | |
390 | select SYS_FSL_ERRATUM_A007212 | |
391 | select SYS_FSL_ERRATUM_A009942 | |
d26e34c4 | 392 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 393 | select SYS_FSL_HAS_SEC |
7371774a | 394 | select SYS_FSL_QORIQ_CHASSIS2 |
90b80386 | 395 | select SYS_FSL_SEC_BE |
2c2e2c9e | 396 | select SYS_FSL_SEC_COMPAT_4 |
4851278e | 397 | select SYS_PPC64 |
3006ebc3 | 398 | |
115d60c0 YS |
399 | config ARCH_BSC9131 |
400 | bool | |
05cb79a7 | 401 | select FSL_LAW |
22120f11 | 402 | select SYS_FSL_DDR_VER_44 |
63659ff3 YS |
403 | select SYS_FSL_ERRATUM_A004477 |
404 | select SYS_FSL_ERRATUM_A005125 | |
c01e4a1a | 405 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 | 406 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 407 | select SYS_FSL_HAS_SEC |
90b80386 | 408 | select SYS_FSL_SEC_BE |
2c2e2c9e | 409 | select SYS_FSL_SEC_COMPAT_4 |
115d60c0 YS |
410 | |
411 | config ARCH_BSC9132 | |
412 | bool | |
05cb79a7 | 413 | select FSL_LAW |
22120f11 | 414 | select SYS_FSL_DDR_VER_46 |
63659ff3 YS |
415 | select SYS_FSL_ERRATUM_A004477 |
416 | select SYS_FSL_ERRATUM_A005125 | |
417 | select SYS_FSL_ERRATUM_A005434 | |
c01e4a1a | 418 | select SYS_FSL_ERRATUM_ESDHC111 |
63659ff3 YS |
419 | select SYS_FSL_ERRATUM_I2C_A004447 |
420 | select SYS_FSL_ERRATUM_IFC_A002769 | |
d26e34c4 | 421 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 422 | select SYS_FSL_HAS_SEC |
90b80386 | 423 | select SYS_FSL_SEC_BE |
2c2e2c9e | 424 | select SYS_FSL_SEC_COMPAT_4 |
53c95384 | 425 | select SYS_PPC_E500_USE_DEBUG_TLB |
115d60c0 | 426 | |
4fd64746 YS |
427 | config ARCH_C29X |
428 | bool | |
05cb79a7 | 429 | select FSL_LAW |
22120f11 | 430 | select SYS_FSL_DDR_VER_46 |
63659ff3 | 431 | select SYS_FSL_ERRATUM_A005125 |
c01e4a1a | 432 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 | 433 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 434 | select SYS_FSL_HAS_SEC |
90b80386 | 435 | select SYS_FSL_SEC_BE |
2c2e2c9e | 436 | select SYS_FSL_SEC_COMPAT_6 |
53c95384 | 437 | select SYS_PPC_E500_USE_DEBUG_TLB |
4fd64746 | 438 | |
24ad75ae YS |
439 | config ARCH_MPC8536 |
440 | bool | |
05cb79a7 | 441 | select FSL_LAW |
63659ff3 YS |
442 | select SYS_FSL_ERRATUM_A004508 |
443 | select SYS_FSL_ERRATUM_A005125 | |
d26e34c4 YS |
444 | select SYS_FSL_HAS_DDR2 |
445 | select SYS_FSL_HAS_DDR3 | |
2c2e2c9e | 446 | select SYS_FSL_HAS_SEC |
90b80386 | 447 | select SYS_FSL_SEC_BE |
2c2e2c9e | 448 | select SYS_FSL_SEC_COMPAT_2 |
53c95384 | 449 | select SYS_PPC_E500_USE_DEBUG_TLB |
24ad75ae | 450 | |
7f825218 YS |
451 | config ARCH_MPC8540 |
452 | bool | |
05cb79a7 | 453 | select FSL_LAW |
d26e34c4 | 454 | select SYS_FSL_HAS_DDR1 |
7f825218 | 455 | |
3aff3082 YS |
456 | config ARCH_MPC8541 |
457 | bool | |
05cb79a7 | 458 | select FSL_LAW |
d26e34c4 | 459 | select SYS_FSL_HAS_DDR1 |
2c2e2c9e | 460 | select SYS_FSL_HAS_SEC |
90b80386 | 461 | select SYS_FSL_SEC_BE |
2c2e2c9e | 462 | select SYS_FSL_SEC_COMPAT_2 |
3aff3082 | 463 | |
25cb74b3 YS |
464 | config ARCH_MPC8544 |
465 | bool | |
05cb79a7 | 466 | select FSL_LAW |
63659ff3 | 467 | select SYS_FSL_ERRATUM_A005125 |
d26e34c4 | 468 | select SYS_FSL_HAS_DDR2 |
2c2e2c9e | 469 | select SYS_FSL_HAS_SEC |
90b80386 | 470 | select SYS_FSL_SEC_BE |
2c2e2c9e | 471 | select SYS_FSL_SEC_COMPAT_2 |
53c95384 | 472 | select SYS_PPC_E500_USE_DEBUG_TLB |
25cb74b3 | 473 | |
281ed4c7 YS |
474 | config ARCH_MPC8548 |
475 | bool | |
05cb79a7 | 476 | select FSL_LAW |
63659ff3 YS |
477 | select SYS_FSL_ERRATUM_A005125 |
478 | select SYS_FSL_ERRATUM_NMG_DDR120 | |
479 | select SYS_FSL_ERRATUM_NMG_LBC103 | |
480 | select SYS_FSL_ERRATUM_NMG_ETSEC129 | |
481 | select SYS_FSL_ERRATUM_I2C_A004447 | |
d26e34c4 YS |
482 | select SYS_FSL_HAS_DDR2 |
483 | select SYS_FSL_HAS_DDR1 | |
2c2e2c9e | 484 | select SYS_FSL_HAS_SEC |
90b80386 | 485 | select SYS_FSL_SEC_BE |
2c2e2c9e | 486 | select SYS_FSL_SEC_COMPAT_2 |
53c95384 | 487 | select SYS_PPC_E500_USE_DEBUG_TLB |
281ed4c7 | 488 | |
3c3d8ab5 YS |
489 | config ARCH_MPC8555 |
490 | bool | |
05cb79a7 | 491 | select FSL_LAW |
d26e34c4 | 492 | select SYS_FSL_HAS_DDR1 |
2c2e2c9e | 493 | select SYS_FSL_HAS_SEC |
90b80386 | 494 | select SYS_FSL_SEC_BE |
2c2e2c9e | 495 | select SYS_FSL_SEC_COMPAT_2 |
3c3d8ab5 | 496 | |
99d0a312 YS |
497 | config ARCH_MPC8560 |
498 | bool | |
05cb79a7 | 499 | select FSL_LAW |
d26e34c4 | 500 | select SYS_FSL_HAS_DDR1 |
99d0a312 | 501 | |
d07c3843 YS |
502 | config ARCH_MPC8568 |
503 | bool | |
05cb79a7 | 504 | select FSL_LAW |
d26e34c4 | 505 | select SYS_FSL_HAS_DDR2 |
2c2e2c9e | 506 | select SYS_FSL_HAS_SEC |
90b80386 | 507 | select SYS_FSL_SEC_BE |
2c2e2c9e | 508 | select SYS_FSL_SEC_COMPAT_2 |
d07c3843 | 509 | |
23b36a7d YS |
510 | config ARCH_MPC8569 |
511 | bool | |
05cb79a7 | 512 | select FSL_LAW |
63659ff3 YS |
513 | select SYS_FSL_ERRATUM_A004508 |
514 | select SYS_FSL_ERRATUM_A005125 | |
d26e34c4 | 515 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 516 | select SYS_FSL_HAS_SEC |
90b80386 | 517 | select SYS_FSL_SEC_BE |
2c2e2c9e | 518 | select SYS_FSL_SEC_COMPAT_2 |
23b36a7d | 519 | |
c8f48474 YS |
520 | config ARCH_MPC8572 |
521 | bool | |
05cb79a7 | 522 | select FSL_LAW |
63659ff3 YS |
523 | select SYS_FSL_ERRATUM_A004508 |
524 | select SYS_FSL_ERRATUM_A005125 | |
525 | select SYS_FSL_ERRATUM_DDR_115 | |
526 | select SYS_FSL_ERRATUM_DDR111_DDR134 | |
d26e34c4 YS |
527 | select SYS_FSL_HAS_DDR2 |
528 | select SYS_FSL_HAS_DDR3 | |
2c2e2c9e | 529 | select SYS_FSL_HAS_SEC |
90b80386 | 530 | select SYS_FSL_SEC_BE |
2c2e2c9e | 531 | select SYS_FSL_SEC_COMPAT_2 |
d26e34c4 | 532 | select SYS_PPC_E500_USE_DEBUG_TLB |
c8f48474 | 533 | |
7d5f9f84 YS |
534 | config ARCH_P1010 |
535 | bool | |
05cb79a7 | 536 | select FSL_LAW |
63659ff3 YS |
537 | select SYS_FSL_ERRATUM_A004477 |
538 | select SYS_FSL_ERRATUM_A004508 | |
539 | select SYS_FSL_ERRATUM_A005125 | |
540 | select SYS_FSL_ERRATUM_A006261 | |
541 | select SYS_FSL_ERRATUM_A007075 | |
c01e4a1a | 542 | select SYS_FSL_ERRATUM_ESDHC111 |
63659ff3 YS |
543 | select SYS_FSL_ERRATUM_I2C_A004447 |
544 | select SYS_FSL_ERRATUM_IFC_A002769 | |
545 | select SYS_FSL_ERRATUM_P1010_A003549 | |
546 | select SYS_FSL_ERRATUM_SEC_A003571 | |
547 | select SYS_FSL_ERRATUM_IFC_A003399 | |
d26e34c4 | 548 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 549 | select SYS_FSL_HAS_SEC |
90b80386 | 550 | select SYS_FSL_SEC_BE |
2c2e2c9e | 551 | select SYS_FSL_SEC_COMPAT_4 |
53c95384 | 552 | select SYS_PPC_E500_USE_DEBUG_TLB |
7d5f9f84 | 553 | |
1cdd96f3 YS |
554 | config ARCH_P1011 |
555 | bool | |
05cb79a7 | 556 | select FSL_LAW |
63659ff3 YS |
557 | select SYS_FSL_ERRATUM_A004508 |
558 | select SYS_FSL_ERRATUM_A005125 | |
559 | select SYS_FSL_ERRATUM_ELBC_A001 | |
c01e4a1a | 560 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 | 561 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 562 | select SYS_FSL_HAS_SEC |
90b80386 | 563 | select SYS_FSL_SEC_BE |
2c2e2c9e | 564 | select SYS_FSL_SEC_COMPAT_2 |
53c95384 | 565 | select SYS_PPC_E500_USE_DEBUG_TLB |
1cdd96f3 | 566 | |
484fff64 YS |
567 | config ARCH_P1020 |
568 | bool | |
05cb79a7 | 569 | select FSL_LAW |
63659ff3 YS |
570 | select SYS_FSL_ERRATUM_A004508 |
571 | select SYS_FSL_ERRATUM_A005125 | |
572 | select SYS_FSL_ERRATUM_ELBC_A001 | |
c01e4a1a | 573 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 | 574 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 575 | select SYS_FSL_HAS_SEC |
90b80386 | 576 | select SYS_FSL_SEC_BE |
2c2e2c9e | 577 | select SYS_FSL_SEC_COMPAT_2 |
53c95384 | 578 | select SYS_PPC_E500_USE_DEBUG_TLB |
484fff64 | 579 | |
a990799d YS |
580 | config ARCH_P1021 |
581 | bool | |
05cb79a7 | 582 | select FSL_LAW |
63659ff3 YS |
583 | select SYS_FSL_ERRATUM_A004508 |
584 | select SYS_FSL_ERRATUM_A005125 | |
585 | select SYS_FSL_ERRATUM_ELBC_A001 | |
c01e4a1a | 586 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 | 587 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 588 | select SYS_FSL_HAS_SEC |
90b80386 | 589 | select SYS_FSL_SEC_BE |
2c2e2c9e | 590 | select SYS_FSL_SEC_COMPAT_2 |
53c95384 | 591 | select SYS_PPC_E500_USE_DEBUG_TLB |
a990799d | 592 | |
feb9e25b YS |
593 | config ARCH_P1022 |
594 | bool | |
05cb79a7 | 595 | select FSL_LAW |
63659ff3 YS |
596 | select SYS_FSL_ERRATUM_A004477 |
597 | select SYS_FSL_ERRATUM_A004508 | |
598 | select SYS_FSL_ERRATUM_A005125 | |
599 | select SYS_FSL_ERRATUM_ELBC_A001 | |
c01e4a1a | 600 | select SYS_FSL_ERRATUM_ESDHC111 |
63659ff3 | 601 | select SYS_FSL_ERRATUM_SATA_A001 |
d26e34c4 | 602 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 603 | select SYS_FSL_HAS_SEC |
90b80386 | 604 | select SYS_FSL_SEC_BE |
2c2e2c9e | 605 | select SYS_FSL_SEC_COMPAT_2 |
53c95384 | 606 | select SYS_PPC_E500_USE_DEBUG_TLB |
feb9e25b | 607 | |
9bb1d6bc YS |
608 | config ARCH_P1023 |
609 | bool | |
05cb79a7 | 610 | select FSL_LAW |
63659ff3 YS |
611 | select SYS_FSL_ERRATUM_A004508 |
612 | select SYS_FSL_ERRATUM_A005125 | |
613 | select SYS_FSL_ERRATUM_I2C_A004447 | |
d26e34c4 | 614 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 615 | select SYS_FSL_HAS_SEC |
90b80386 | 616 | select SYS_FSL_SEC_BE |
2c2e2c9e | 617 | select SYS_FSL_SEC_COMPAT_4 |
9bb1d6bc | 618 | |
52b6f13d YS |
619 | config ARCH_P1024 |
620 | bool | |
05cb79a7 | 621 | select FSL_LAW |
63659ff3 YS |
622 | select SYS_FSL_ERRATUM_A004508 |
623 | select SYS_FSL_ERRATUM_A005125 | |
624 | select SYS_FSL_ERRATUM_ELBC_A001 | |
c01e4a1a | 625 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 | 626 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 627 | select SYS_FSL_HAS_SEC |
90b80386 | 628 | select SYS_FSL_SEC_BE |
2c2e2c9e | 629 | select SYS_FSL_SEC_COMPAT_2 |
53c95384 | 630 | select SYS_PPC_E500_USE_DEBUG_TLB |
52b6f13d | 631 | |
4167a67d YS |
632 | config ARCH_P1025 |
633 | bool | |
05cb79a7 | 634 | select FSL_LAW |
63659ff3 YS |
635 | select SYS_FSL_ERRATUM_A004508 |
636 | select SYS_FSL_ERRATUM_A005125 | |
637 | select SYS_FSL_ERRATUM_ELBC_A001 | |
c01e4a1a | 638 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 | 639 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 640 | select SYS_FSL_HAS_SEC |
90b80386 | 641 | select SYS_FSL_SEC_BE |
2c2e2c9e | 642 | select SYS_FSL_SEC_COMPAT_2 |
53c95384 | 643 | select SYS_PPC_E500_USE_DEBUG_TLB |
4167a67d | 644 | |
4593637b YS |
645 | config ARCH_P2020 |
646 | bool | |
05cb79a7 | 647 | select FSL_LAW |
63659ff3 YS |
648 | select SYS_FSL_ERRATUM_A004477 |
649 | select SYS_FSL_ERRATUM_A004508 | |
650 | select SYS_FSL_ERRATUM_A005125 | |
c01e4a1a YS |
651 | select SYS_FSL_ERRATUM_ESDHC111 |
652 | select SYS_FSL_ERRATUM_ESDHC_A001 | |
d26e34c4 | 653 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 654 | select SYS_FSL_HAS_SEC |
90b80386 | 655 | select SYS_FSL_SEC_BE |
2c2e2c9e | 656 | select SYS_FSL_SEC_COMPAT_2 |
53c95384 | 657 | select SYS_PPC_E500_USE_DEBUG_TLB |
4593637b | 658 | |
ce040c83 YS |
659 | config ARCH_P2041 |
660 | bool | |
f8dee360 | 661 | select E500MC |
05cb79a7 | 662 | select FSL_LAW |
63659ff3 YS |
663 | select SYS_FSL_ERRATUM_A004510 |
664 | select SYS_FSL_ERRATUM_A004849 | |
665 | select SYS_FSL_ERRATUM_A006261 | |
666 | select SYS_FSL_ERRATUM_CPU_A003999 | |
667 | select SYS_FSL_ERRATUM_DDR_A003 | |
668 | select SYS_FSL_ERRATUM_DDR_A003474 | |
c01e4a1a | 669 | select SYS_FSL_ERRATUM_ESDHC111 |
63659ff3 YS |
670 | select SYS_FSL_ERRATUM_I2C_A004447 |
671 | select SYS_FSL_ERRATUM_NMG_CPU_A011 | |
672 | select SYS_FSL_ERRATUM_SRIO_A004034 | |
673 | select SYS_FSL_ERRATUM_USB14 | |
d26e34c4 | 674 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 675 | select SYS_FSL_HAS_SEC |
7371774a | 676 | select SYS_FSL_QORIQ_CHASSIS1 |
90b80386 | 677 | select SYS_FSL_SEC_BE |
2c2e2c9e | 678 | select SYS_FSL_SEC_COMPAT_4 |
ce040c83 | 679 | |
5e5fdd2d YS |
680 | config ARCH_P3041 |
681 | bool | |
f8dee360 | 682 | select E500MC |
05cb79a7 | 683 | select FSL_LAW |
22120f11 | 684 | select SYS_FSL_DDR_VER_44 |
63659ff3 YS |
685 | select SYS_FSL_ERRATUM_A004510 |
686 | select SYS_FSL_ERRATUM_A004849 | |
687 | select SYS_FSL_ERRATUM_A005812 | |
688 | select SYS_FSL_ERRATUM_A006261 | |
689 | select SYS_FSL_ERRATUM_CPU_A003999 | |
690 | select SYS_FSL_ERRATUM_DDR_A003 | |
691 | select SYS_FSL_ERRATUM_DDR_A003474 | |
c01e4a1a | 692 | select SYS_FSL_ERRATUM_ESDHC111 |
63659ff3 YS |
693 | select SYS_FSL_ERRATUM_I2C_A004447 |
694 | select SYS_FSL_ERRATUM_NMG_CPU_A011 | |
695 | select SYS_FSL_ERRATUM_SRIO_A004034 | |
696 | select SYS_FSL_ERRATUM_USB14 | |
d26e34c4 | 697 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 698 | select SYS_FSL_HAS_SEC |
7371774a | 699 | select SYS_FSL_QORIQ_CHASSIS1 |
90b80386 | 700 | select SYS_FSL_SEC_BE |
2c2e2c9e | 701 | select SYS_FSL_SEC_COMPAT_4 |
5e5fdd2d | 702 | |
e71372cb YS |
703 | config ARCH_P4080 |
704 | bool | |
f8dee360 | 705 | select E500MC |
05cb79a7 | 706 | select FSL_LAW |
22120f11 | 707 | select SYS_FSL_DDR_VER_44 |
63659ff3 YS |
708 | select SYS_FSL_ERRATUM_A004510 |
709 | select SYS_FSL_ERRATUM_A004580 | |
710 | select SYS_FSL_ERRATUM_A004849 | |
711 | select SYS_FSL_ERRATUM_A005812 | |
712 | select SYS_FSL_ERRATUM_A007075 | |
713 | select SYS_FSL_ERRATUM_CPC_A002 | |
714 | select SYS_FSL_ERRATUM_CPC_A003 | |
715 | select SYS_FSL_ERRATUM_CPU_A003999 | |
716 | select SYS_FSL_ERRATUM_DDR_A003 | |
717 | select SYS_FSL_ERRATUM_DDR_A003474 | |
718 | select SYS_FSL_ERRATUM_ELBC_A001 | |
c01e4a1a YS |
719 | select SYS_FSL_ERRATUM_ESDHC111 |
720 | select SYS_FSL_ERRATUM_ESDHC13 | |
721 | select SYS_FSL_ERRATUM_ESDHC135 | |
63659ff3 YS |
722 | select SYS_FSL_ERRATUM_I2C_A004447 |
723 | select SYS_FSL_ERRATUM_NMG_CPU_A011 | |
724 | select SYS_FSL_ERRATUM_SRIO_A004034 | |
725 | select SYS_P4080_ERRATUM_CPU22 | |
726 | select SYS_P4080_ERRATUM_PCIE_A003 | |
727 | select SYS_P4080_ERRATUM_SERDES8 | |
728 | select SYS_P4080_ERRATUM_SERDES9 | |
729 | select SYS_P4080_ERRATUM_SERDES_A001 | |
730 | select SYS_P4080_ERRATUM_SERDES_A005 | |
d26e34c4 | 731 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 732 | select SYS_FSL_HAS_SEC |
7371774a | 733 | select SYS_FSL_QORIQ_CHASSIS1 |
90b80386 | 734 | select SYS_FSL_SEC_BE |
2c2e2c9e | 735 | select SYS_FSL_SEC_COMPAT_4 |
e71372cb | 736 | |
cefe11cd YS |
737 | config ARCH_P5020 |
738 | bool | |
f8dee360 | 739 | select E500MC |
05cb79a7 | 740 | select FSL_LAW |
22120f11 | 741 | select SYS_FSL_DDR_VER_44 |
63659ff3 YS |
742 | select SYS_FSL_ERRATUM_A004510 |
743 | select SYS_FSL_ERRATUM_A006261 | |
744 | select SYS_FSL_ERRATUM_DDR_A003 | |
745 | select SYS_FSL_ERRATUM_DDR_A003474 | |
c01e4a1a | 746 | select SYS_FSL_ERRATUM_ESDHC111 |
63659ff3 YS |
747 | select SYS_FSL_ERRATUM_I2C_A004447 |
748 | select SYS_FSL_ERRATUM_SRIO_A004034 | |
749 | select SYS_FSL_ERRATUM_USB14 | |
d26e34c4 | 750 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 751 | select SYS_FSL_HAS_SEC |
7371774a | 752 | select SYS_FSL_QORIQ_CHASSIS1 |
90b80386 | 753 | select SYS_FSL_SEC_BE |
2c2e2c9e | 754 | select SYS_FSL_SEC_COMPAT_4 |
4851278e | 755 | select SYS_PPC64 |
cefe11cd | 756 | |
95390360 YS |
757 | config ARCH_P5040 |
758 | bool | |
f8dee360 | 759 | select E500MC |
05cb79a7 | 760 | select FSL_LAW |
22120f11 | 761 | select SYS_FSL_DDR_VER_44 |
63659ff3 YS |
762 | select SYS_FSL_ERRATUM_A004510 |
763 | select SYS_FSL_ERRATUM_A004699 | |
764 | select SYS_FSL_ERRATUM_A005812 | |
765 | select SYS_FSL_ERRATUM_A006261 | |
766 | select SYS_FSL_ERRATUM_DDR_A003 | |
767 | select SYS_FSL_ERRATUM_DDR_A003474 | |
c01e4a1a | 768 | select SYS_FSL_ERRATUM_ESDHC111 |
63659ff3 | 769 | select SYS_FSL_ERRATUM_USB14 |
d26e34c4 | 770 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 771 | select SYS_FSL_HAS_SEC |
7371774a | 772 | select SYS_FSL_QORIQ_CHASSIS1 |
90b80386 | 773 | select SYS_FSL_SEC_BE |
2c2e2c9e | 774 | select SYS_FSL_SEC_COMPAT_4 |
4851278e | 775 | select SYS_PPC64 |
95390360 | 776 | |
10343403 YS |
777 | config ARCH_QEMU_E500 |
778 | bool | |
779 | ||
5ff3f41d YS |
780 | config ARCH_T1023 |
781 | bool | |
f8dee360 | 782 | select E500MC |
05cb79a7 | 783 | select FSL_LAW |
22120f11 | 784 | select SYS_FSL_DDR_VER_50 |
63659ff3 YS |
785 | select SYS_FSL_ERRATUM_A008378 |
786 | select SYS_FSL_ERRATUM_A009663 | |
787 | select SYS_FSL_ERRATUM_A009942 | |
c01e4a1a | 788 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 YS |
789 | select SYS_FSL_HAS_DDR3 |
790 | select SYS_FSL_HAS_DDR4 | |
2c2e2c9e | 791 | select SYS_FSL_HAS_SEC |
7371774a | 792 | select SYS_FSL_QORIQ_CHASSIS2 |
90b80386 | 793 | select SYS_FSL_SEC_BE |
2c2e2c9e | 794 | select SYS_FSL_SEC_COMPAT_5 |
5ff3f41d | 795 | |
e5d5f5a8 YS |
796 | config ARCH_T1024 |
797 | bool | |
f8dee360 | 798 | select E500MC |
05cb79a7 | 799 | select FSL_LAW |
22120f11 | 800 | select SYS_FSL_DDR_VER_50 |
63659ff3 YS |
801 | select SYS_FSL_ERRATUM_A008378 |
802 | select SYS_FSL_ERRATUM_A009663 | |
803 | select SYS_FSL_ERRATUM_A009942 | |
c01e4a1a | 804 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 YS |
805 | select SYS_FSL_HAS_DDR3 |
806 | select SYS_FSL_HAS_DDR4 | |
2c2e2c9e | 807 | select SYS_FSL_HAS_SEC |
7371774a | 808 | select SYS_FSL_QORIQ_CHASSIS2 |
90b80386 | 809 | select SYS_FSL_SEC_BE |
2c2e2c9e | 810 | select SYS_FSL_SEC_COMPAT_5 |
e5d5f5a8 | 811 | |
5d737010 YS |
812 | config ARCH_T1040 |
813 | bool | |
f8dee360 | 814 | select E500MC |
05cb79a7 | 815 | select FSL_LAW |
22120f11 | 816 | select SYS_FSL_DDR_VER_50 |
63659ff3 YS |
817 | select SYS_FSL_ERRATUM_A008044 |
818 | select SYS_FSL_ERRATUM_A008378 | |
819 | select SYS_FSL_ERRATUM_A009663 | |
820 | select SYS_FSL_ERRATUM_A009942 | |
c01e4a1a | 821 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 YS |
822 | select SYS_FSL_HAS_DDR3 |
823 | select SYS_FSL_HAS_DDR4 | |
2c2e2c9e | 824 | select SYS_FSL_HAS_SEC |
7371774a | 825 | select SYS_FSL_QORIQ_CHASSIS2 |
90b80386 | 826 | select SYS_FSL_SEC_BE |
2c2e2c9e | 827 | select SYS_FSL_SEC_COMPAT_5 |
5d737010 | 828 | |
5449c98a YS |
829 | config ARCH_T1042 |
830 | bool | |
f8dee360 | 831 | select E500MC |
05cb79a7 | 832 | select FSL_LAW |
22120f11 | 833 | select SYS_FSL_DDR_VER_50 |
63659ff3 YS |
834 | select SYS_FSL_ERRATUM_A008044 |
835 | select SYS_FSL_ERRATUM_A008378 | |
836 | select SYS_FSL_ERRATUM_A009663 | |
837 | select SYS_FSL_ERRATUM_A009942 | |
c01e4a1a | 838 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 YS |
839 | select SYS_FSL_HAS_DDR3 |
840 | select SYS_FSL_HAS_DDR4 | |
2c2e2c9e | 841 | select SYS_FSL_HAS_SEC |
7371774a | 842 | select SYS_FSL_QORIQ_CHASSIS2 |
90b80386 | 843 | select SYS_FSL_SEC_BE |
2c2e2c9e | 844 | select SYS_FSL_SEC_COMPAT_5 |
5449c98a | 845 | |
0f3d80e9 YS |
846 | config ARCH_T2080 |
847 | bool | |
f8dee360 | 848 | select E500MC |
9ec10107 | 849 | select E6500 |
05cb79a7 | 850 | select FSL_LAW |
22120f11 | 851 | select SYS_FSL_DDR_VER_47 |
63659ff3 YS |
852 | select SYS_FSL_ERRATUM_A006379 |
853 | select SYS_FSL_ERRATUM_A006593 | |
854 | select SYS_FSL_ERRATUM_A007186 | |
855 | select SYS_FSL_ERRATUM_A007212 | |
856 | select SYS_FSL_ERRATUM_A009942 | |
c01e4a1a | 857 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 | 858 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 859 | select SYS_FSL_HAS_SEC |
7371774a | 860 | select SYS_FSL_QORIQ_CHASSIS2 |
90b80386 | 861 | select SYS_FSL_SEC_BE |
2c2e2c9e | 862 | select SYS_FSL_SEC_COMPAT_4 |
4851278e | 863 | select SYS_PPC64 |
0f3d80e9 YS |
864 | |
865 | config ARCH_T2081 | |
866 | bool | |
f8dee360 | 867 | select E500MC |
9ec10107 | 868 | select E6500 |
05cb79a7 | 869 | select FSL_LAW |
22120f11 | 870 | select SYS_FSL_DDR_VER_47 |
63659ff3 YS |
871 | select SYS_FSL_ERRATUM_A006379 |
872 | select SYS_FSL_ERRATUM_A006593 | |
873 | select SYS_FSL_ERRATUM_A007186 | |
874 | select SYS_FSL_ERRATUM_A007212 | |
875 | select SYS_FSL_ERRATUM_A009942 | |
c01e4a1a | 876 | select SYS_FSL_ERRATUM_ESDHC111 |
d26e34c4 | 877 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 878 | select SYS_FSL_HAS_SEC |
7371774a | 879 | select SYS_FSL_QORIQ_CHASSIS2 |
90b80386 | 880 | select SYS_FSL_SEC_BE |
2c2e2c9e | 881 | select SYS_FSL_SEC_COMPAT_4 |
4851278e | 882 | select SYS_PPC64 |
0f3d80e9 | 883 | |
652a7bbd YS |
884 | config ARCH_T4160 |
885 | bool | |
f8dee360 | 886 | select E500MC |
9ec10107 | 887 | select E6500 |
05cb79a7 | 888 | select FSL_LAW |
22120f11 | 889 | select SYS_FSL_DDR_VER_47 |
63659ff3 YS |
890 | select SYS_FSL_ERRATUM_A004468 |
891 | select SYS_FSL_ERRATUM_A005871 | |
892 | select SYS_FSL_ERRATUM_A006379 | |
893 | select SYS_FSL_ERRATUM_A006593 | |
894 | select SYS_FSL_ERRATUM_A007186 | |
895 | select SYS_FSL_ERRATUM_A007798 | |
896 | select SYS_FSL_ERRATUM_A009942 | |
d26e34c4 | 897 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 898 | select SYS_FSL_HAS_SEC |
7371774a | 899 | select SYS_FSL_QORIQ_CHASSIS2 |
90b80386 | 900 | select SYS_FSL_SEC_BE |
2c2e2c9e | 901 | select SYS_FSL_SEC_COMPAT_4 |
4851278e | 902 | select SYS_PPC64 |
652a7bbd | 903 | |
26bc57da YS |
904 | config ARCH_T4240 |
905 | bool | |
f8dee360 | 906 | select E500MC |
9ec10107 | 907 | select E6500 |
05cb79a7 | 908 | select FSL_LAW |
22120f11 | 909 | select SYS_FSL_DDR_VER_47 |
63659ff3 YS |
910 | select SYS_FSL_ERRATUM_A004468 |
911 | select SYS_FSL_ERRATUM_A005871 | |
912 | select SYS_FSL_ERRATUM_A006261 | |
913 | select SYS_FSL_ERRATUM_A006379 | |
914 | select SYS_FSL_ERRATUM_A006593 | |
915 | select SYS_FSL_ERRATUM_A007186 | |
916 | select SYS_FSL_ERRATUM_A007798 | |
917 | select SYS_FSL_ERRATUM_A009942 | |
d26e34c4 | 918 | select SYS_FSL_HAS_DDR3 |
2c2e2c9e | 919 | select SYS_FSL_HAS_SEC |
7371774a | 920 | select SYS_FSL_QORIQ_CHASSIS2 |
90b80386 | 921 | select SYS_FSL_SEC_BE |
2c2e2c9e | 922 | select SYS_FSL_SEC_COMPAT_4 |
4851278e | 923 | select SYS_PPC64 |
05cb79a7 | 924 | |
f8dee360 YS |
925 | config BOOKE |
926 | bool | |
927 | default y | |
928 | ||
929 | config E500 | |
930 | bool | |
931 | default y | |
932 | help | |
933 | Enable PowerPC E500 cores, including e500v1, e500v2, e500mc | |
934 | ||
935 | config E500MC | |
936 | bool | |
937 | help | |
938 | Enble PowerPC E500MC core | |
939 | ||
9ec10107 YS |
940 | config E6500 |
941 | bool | |
942 | help | |
943 | Enable PowerPC E6500 core | |
944 | ||
05cb79a7 YS |
945 | config FSL_LAW |
946 | bool | |
947 | help | |
948 | Use Freescale common code for Local Access Window | |
26bc57da | 949 | |
c6e6bda3 YS |
950 | config SECURE_BOOT |
951 | bool "Secure Boot" | |
952 | help | |
953 | Enable Freescale Secure Boot feature. Normally selected | |
954 | by defconfig. If unsure, do not change. | |
955 | ||
3f82b56d YS |
956 | config MAX_CPUS |
957 | int "Maximum number of CPUs permitted for MPC85xx" | |
958 | default 12 if ARCH_T4240 | |
959 | default 8 if ARCH_P4080 || \ | |
960 | ARCH_T4160 | |
961 | default 4 if ARCH_B4860 || \ | |
962 | ARCH_P2041 || \ | |
963 | ARCH_P3041 || \ | |
964 | ARCH_P5040 || \ | |
965 | ARCH_T1040 || \ | |
966 | ARCH_T1042 || \ | |
967 | ARCH_T2080 || \ | |
968 | ARCH_T2081 | |
969 | default 2 if ARCH_B4420 || \ | |
970 | ARCH_BSC9132 || \ | |
971 | ARCH_MPC8572 || \ | |
972 | ARCH_P1020 || \ | |
973 | ARCH_P1021 || \ | |
974 | ARCH_P1022 || \ | |
975 | ARCH_P1023 || \ | |
976 | ARCH_P1024 || \ | |
977 | ARCH_P1025 || \ | |
978 | ARCH_P2020 || \ | |
979 | ARCH_P5020 || \ | |
3f82b56d YS |
980 | ARCH_T1023 || \ |
981 | ARCH_T1024 | |
982 | default 1 | |
983 | help | |
984 | Set this number to the maximum number of possible CPUs in the SoC. | |
985 | SoCs may have multiple clusters with each cluster may have multiple | |
986 | ports. If some ports are reserved but higher ports are used for | |
987 | cores, count the reserved ports. This will allocate enough memory | |
988 | in spin table to properly handle all cores. | |
989 | ||
830fc1bf YS |
990 | config SYS_CCSRBAR_DEFAULT |
991 | hex "Default CCSRBAR address" | |
992 | default 0xff700000 if ARCH_BSC9131 || \ | |
993 | ARCH_BSC9132 || \ | |
994 | ARCH_C29X || \ | |
995 | ARCH_MPC8536 || \ | |
996 | ARCH_MPC8540 || \ | |
997 | ARCH_MPC8541 || \ | |
998 | ARCH_MPC8544 || \ | |
999 | ARCH_MPC8548 || \ | |
1000 | ARCH_MPC8555 || \ | |
1001 | ARCH_MPC8560 || \ | |
1002 | ARCH_MPC8568 || \ | |
1003 | ARCH_MPC8569 || \ | |
1004 | ARCH_MPC8572 || \ | |
1005 | ARCH_P1010 || \ | |
1006 | ARCH_P1011 || \ | |
1007 | ARCH_P1020 || \ | |
1008 | ARCH_P1021 || \ | |
1009 | ARCH_P1022 || \ | |
1010 | ARCH_P1024 || \ | |
1011 | ARCH_P1025 || \ | |
1012 | ARCH_P2020 | |
1013 | default 0xff600000 if ARCH_P1023 | |
1014 | default 0xfe000000 if ARCH_B4420 || \ | |
1015 | ARCH_B4860 || \ | |
1016 | ARCH_P2041 || \ | |
1017 | ARCH_P3041 || \ | |
1018 | ARCH_P4080 || \ | |
1019 | ARCH_P5020 || \ | |
1020 | ARCH_P5040 || \ | |
830fc1bf YS |
1021 | ARCH_T1023 || \ |
1022 | ARCH_T1024 || \ | |
1023 | ARCH_T1040 || \ | |
1024 | ARCH_T1042 || \ | |
1025 | ARCH_T2080 || \ | |
1026 | ARCH_T2081 || \ | |
1027 | ARCH_T4160 || \ | |
1028 | ARCH_T4240 | |
1029 | default 0xe0000000 if ARCH_QEMU_E500 | |
1030 | help | |
1031 | Default value of CCSRBAR comes from power-on-reset. It | |
1032 | is fixed on each SoC. Some SoCs can have different value | |
1033 | if changed by pre-boot regime. The value here must match | |
1034 | the current value in SoC. If not sure, do not change. | |
1035 | ||
63659ff3 YS |
1036 | config SYS_FSL_ERRATUM_A004468 |
1037 | bool | |
1038 | ||
1039 | config SYS_FSL_ERRATUM_A004477 | |
1040 | bool | |
1041 | ||
1042 | config SYS_FSL_ERRATUM_A004508 | |
1043 | bool | |
1044 | ||
1045 | config SYS_FSL_ERRATUM_A004580 | |
1046 | bool | |
1047 | ||
1048 | config SYS_FSL_ERRATUM_A004699 | |
1049 | bool | |
1050 | ||
1051 | config SYS_FSL_ERRATUM_A004849 | |
1052 | bool | |
1053 | ||
1054 | config SYS_FSL_ERRATUM_A004510 | |
1055 | bool | |
1056 | ||
1057 | config SYS_FSL_ERRATUM_A004510_SVR_REV | |
1058 | hex | |
1059 | depends on SYS_FSL_ERRATUM_A004510 | |
1060 | default 0x20 if ARCH_P4080 | |
1061 | default 0x10 | |
1062 | ||
1063 | config SYS_FSL_ERRATUM_A004510_SVR_REV2 | |
1064 | hex | |
1065 | depends on (SYS_FSL_ERRATUM_A004510 && (ARCH_P2041 || ARCH_P3041)) | |
1066 | default 0x11 | |
1067 | ||
1068 | config SYS_FSL_ERRATUM_A005125 | |
1069 | bool | |
1070 | ||
1071 | config SYS_FSL_ERRATUM_A005434 | |
1072 | bool | |
1073 | ||
1074 | config SYS_FSL_ERRATUM_A005812 | |
1075 | bool | |
1076 | ||
1077 | config SYS_FSL_ERRATUM_A005871 | |
1078 | bool | |
1079 | ||
1080 | config SYS_FSL_ERRATUM_A006261 | |
1081 | bool | |
1082 | ||
1083 | config SYS_FSL_ERRATUM_A006379 | |
1084 | bool | |
1085 | ||
1086 | config SYS_FSL_ERRATUM_A006384 | |
1087 | bool | |
1088 | ||
1089 | config SYS_FSL_ERRATUM_A006475 | |
1090 | bool | |
1091 | ||
1092 | config SYS_FSL_ERRATUM_A006593 | |
1093 | bool | |
1094 | ||
1095 | config SYS_FSL_ERRATUM_A007075 | |
1096 | bool | |
1097 | ||
1098 | config SYS_FSL_ERRATUM_A007186 | |
1099 | bool | |
1100 | ||
1101 | config SYS_FSL_ERRATUM_A007212 | |
1102 | bool | |
1103 | ||
1104 | config SYS_FSL_ERRATUM_A007798 | |
1105 | bool | |
1106 | ||
1107 | config SYS_FSL_ERRATUM_A008044 | |
1108 | bool | |
1109 | ||
1110 | config SYS_FSL_ERRATUM_CPC_A002 | |
1111 | bool | |
1112 | ||
1113 | config SYS_FSL_ERRATUM_CPC_A003 | |
1114 | bool | |
1115 | ||
1116 | config SYS_FSL_ERRATUM_CPU_A003999 | |
1117 | bool | |
1118 | ||
1119 | config SYS_FSL_ERRATUM_ELBC_A001 | |
1120 | bool | |
1121 | ||
1122 | config SYS_FSL_ERRATUM_I2C_A004447 | |
1123 | bool | |
1124 | ||
1125 | config SYS_FSL_A004447_SVR_REV | |
1126 | hex | |
1127 | depends on SYS_FSL_ERRATUM_I2C_A004447 | |
1128 | default 0x00 if ARCH_MPC8548 | |
1129 | default 0x10 if ARCH_P1010 | |
1130 | default 0x11 if ARCH_P1023 || ARCH_P2041 || ARCH_BSC9132 | |
1131 | default 0x20 if ARCH_P3041 || ARCH_P4080 || ARCH_P5020 | |
1132 | ||
1133 | config SYS_FSL_ERRATUM_IFC_A002769 | |
1134 | bool | |
1135 | ||
1136 | config SYS_FSL_ERRATUM_IFC_A003399 | |
1137 | bool | |
1138 | ||
1139 | config SYS_FSL_ERRATUM_NMG_CPU_A011 | |
1140 | bool | |
1141 | ||
1142 | config SYS_FSL_ERRATUM_NMG_ETSEC129 | |
1143 | bool | |
1144 | ||
1145 | config SYS_FSL_ERRATUM_NMG_LBC103 | |
1146 | bool | |
1147 | ||
1148 | config SYS_FSL_ERRATUM_P1010_A003549 | |
1149 | bool | |
1150 | ||
1151 | config SYS_FSL_ERRATUM_SATA_A001 | |
1152 | bool | |
1153 | ||
1154 | config SYS_FSL_ERRATUM_SEC_A003571 | |
1155 | bool | |
1156 | ||
1157 | config SYS_FSL_ERRATUM_SRIO_A004034 | |
1158 | bool | |
1159 | ||
1160 | config SYS_FSL_ERRATUM_USB14 | |
1161 | bool | |
1162 | ||
1163 | config SYS_P4080_ERRATUM_CPU22 | |
1164 | bool | |
1165 | ||
1166 | config SYS_P4080_ERRATUM_PCIE_A003 | |
1167 | bool | |
1168 | ||
1169 | config SYS_P4080_ERRATUM_SERDES8 | |
1170 | bool | |
1171 | ||
1172 | config SYS_P4080_ERRATUM_SERDES9 | |
1173 | bool | |
1174 | ||
1175 | config SYS_P4080_ERRATUM_SERDES_A001 | |
1176 | bool | |
1177 | ||
1178 | config SYS_P4080_ERRATUM_SERDES_A005 | |
1179 | bool | |
1180 | ||
7371774a YS |
1181 | config SYS_FSL_QORIQ_CHASSIS1 |
1182 | bool | |
1183 | ||
1184 | config SYS_FSL_QORIQ_CHASSIS2 | |
1185 | bool | |
1186 | ||
8303acbc YS |
1187 | config SYS_FSL_NUM_LAWS |
1188 | int "Number of local access windows" | |
1189 | depends on FSL_LAW | |
1190 | default 32 if ARCH_B4420 || \ | |
1191 | ARCH_B4860 || \ | |
1192 | ARCH_P2041 || \ | |
1193 | ARCH_P3041 || \ | |
1194 | ARCH_P4080 || \ | |
1195 | ARCH_P5020 || \ | |
1196 | ARCH_P5040 || \ | |
1197 | ARCH_T2080 || \ | |
1198 | ARCH_T2081 || \ | |
1199 | ARCH_T4160 || \ | |
1200 | ARCH_T4240 | |
08a37fd1 | 1201 | default 16 if ARCH_T1023 || \ |
8303acbc YS |
1202 | ARCH_T1024 || \ |
1203 | ARCH_T1040 || \ | |
1204 | ARCH_T1042 | |
1205 | default 12 if ARCH_BSC9131 || \ | |
1206 | ARCH_BSC9132 || \ | |
1207 | ARCH_C29X || \ | |
1208 | ARCH_MPC8536 || \ | |
1209 | ARCH_MPC8572 || \ | |
1210 | ARCH_P1010 || \ | |
1211 | ARCH_P1011 || \ | |
1212 | ARCH_P1020 || \ | |
1213 | ARCH_P1021 || \ | |
1214 | ARCH_P1022 || \ | |
1215 | ARCH_P1023 || \ | |
1216 | ARCH_P1024 || \ | |
1217 | ARCH_P1025 || \ | |
1218 | ARCH_P2020 | |
1219 | default 10 if ARCH_MPC8544 || \ | |
1220 | ARCH_MPC8548 || \ | |
1221 | ARCH_MPC8568 || \ | |
1222 | ARCH_MPC8569 | |
1223 | default 8 if ARCH_MPC8540 || \ | |
1224 | ARCH_MPC8541 || \ | |
1225 | ARCH_MPC8555 || \ | |
1226 | ARCH_MPC8560 | |
1227 | help | |
1228 | Number of local access windows. This is fixed per SoC. | |
1229 | If not sure, do not change. | |
1230 | ||
9ec10107 YS |
1231 | config SYS_FSL_THREADS_PER_CORE |
1232 | int | |
1233 | default 2 if E6500 | |
1234 | default 1 | |
1235 | ||
26e79b65 YS |
1236 | config SYS_NUM_TLBCAMS |
1237 | int "Number of TLB CAM entries" | |
1238 | default 64 if E500MC | |
1239 | default 16 | |
1240 | help | |
1241 | Number of TLB CAM entries for Book-E chips. 64 for E500MC, | |
1242 | 16 for other E500 SoCs. | |
1243 | ||
4851278e YS |
1244 | config SYS_PPC64 |
1245 | bool | |
1246 | ||
53c95384 YS |
1247 | config SYS_PPC_E500_USE_DEBUG_TLB |
1248 | bool | |
1249 | ||
1250 | config SYS_PPC_E500_DEBUG_TLB | |
1251 | int "Temporary TLB entry for external debugger" | |
1252 | depends on SYS_PPC_E500_USE_DEBUG_TLB | |
1253 | default 0 if ARCH_MPC8544 || ARCH_MPC8548 | |
1254 | default 1 if ARCH_MPC8536 | |
1255 | default 2 if ARCH_MPC8572 || \ | |
1256 | ARCH_P1011 || \ | |
1257 | ARCH_P1020 || \ | |
1258 | ARCH_P1021 || \ | |
1259 | ARCH_P1022 || \ | |
1260 | ARCH_P1024 || \ | |
1261 | ARCH_P1025 || \ | |
1262 | ARCH_P2020 | |
1263 | default 3 if ARCH_P1010 || \ | |
1264 | ARCH_BSC9132 || \ | |
1265 | ARCH_C29X | |
1266 | help | |
1267 | Select a temporary TLB entry to be used during boot to work | |
1268 | around limitations in e500v1 and e500v2 external debugger | |
1269 | support. This reduces the portions of the boot code where | |
1270 | breakpoints and single stepping do not work. The value of this | |
1271 | symbol should be set to the TLB1 entry to be used for this | |
1272 | purpose. If unsure, do not change. | |
1273 | ||
dd84058d MY |
1274 | source "board/freescale/b4860qds/Kconfig" |
1275 | source "board/freescale/bsc9131rdb/Kconfig" | |
1276 | source "board/freescale/bsc9132qds/Kconfig" | |
1277 | source "board/freescale/c29xpcie/Kconfig" | |
1278 | source "board/freescale/corenet_ds/Kconfig" | |
1279 | source "board/freescale/mpc8536ds/Kconfig" | |
1280 | source "board/freescale/mpc8540ads/Kconfig" | |
1281 | source "board/freescale/mpc8541cds/Kconfig" | |
1282 | source "board/freescale/mpc8544ds/Kconfig" | |
1283 | source "board/freescale/mpc8548cds/Kconfig" | |
1284 | source "board/freescale/mpc8555cds/Kconfig" | |
1285 | source "board/freescale/mpc8560ads/Kconfig" | |
1286 | source "board/freescale/mpc8568mds/Kconfig" | |
1287 | source "board/freescale/mpc8569mds/Kconfig" | |
1288 | source "board/freescale/mpc8572ds/Kconfig" | |
1289 | source "board/freescale/p1010rdb/Kconfig" | |
1290 | source "board/freescale/p1022ds/Kconfig" | |
1291 | source "board/freescale/p1023rdb/Kconfig" | |
dd84058d MY |
1292 | source "board/freescale/p1_p2_rdb_pc/Kconfig" |
1293 | source "board/freescale/p1_twr/Kconfig" | |
dd84058d MY |
1294 | source "board/freescale/p2041rdb/Kconfig" |
1295 | source "board/freescale/qemu-ppce500/Kconfig" | |
aba80048 | 1296 | source "board/freescale/t102xqds/Kconfig" |
48c6f328 | 1297 | source "board/freescale/t102xrdb/Kconfig" |
dd84058d MY |
1298 | source "board/freescale/t1040qds/Kconfig" |
1299 | source "board/freescale/t104xrdb/Kconfig" | |
1300 | source "board/freescale/t208xqds/Kconfig" | |
1301 | source "board/freescale/t208xrdb/Kconfig" | |
1302 | source "board/freescale/t4qds/Kconfig" | |
1303 | source "board/freescale/t4rdb/Kconfig" | |
1304 | source "board/gdsys/p1022/Kconfig" | |
1305 | source "board/keymile/kmp204x/Kconfig" | |
1306 | source "board/sbc8548/Kconfig" | |
1307 | source "board/socrates/Kconfig" | |
87e29878 | 1308 | source "board/varisys/cyrus/Kconfig" |
dd84058d MY |
1309 | source "board/xes/xpedite520x/Kconfig" |
1310 | source "board/xes/xpedite537x/Kconfig" | |
1311 | source "board/xes/xpedite550x/Kconfig" | |
8b0044ff | 1312 | source "board/Arcturus/ucp1020/Kconfig" |
dd84058d MY |
1313 | |
1314 | endmenu |