]>
Commit | Line | Data |
---|---|---|
9490a7f1 | 1 | /* |
3d7506fa | 2 | * Copyright 2007-2009,2010-2012 Freescale Semiconductor, Inc. |
9490a7f1 | 3 | * |
1a459660 | 4 | * SPDX-License-Identifier: GPL-2.0+ |
9490a7f1 KG |
5 | */ |
6 | ||
7 | /* | |
8 | * mpc8536ds board configuration file | |
9 | * | |
10 | */ | |
11 | #ifndef __CONFIG_H | |
12 | #define __CONFIG_H | |
13 | ||
c7e1a43d KG |
14 | #include "../board/freescale/common/ics307_clk.h" |
15 | ||
d24f2d32 | 16 | #ifdef CONFIG_SDCARD |
e40ac487 | 17 | #define CONFIG_RAMBOOT_SDCARD 1 |
e2c9bc5e | 18 | #define CONFIG_SYS_TEXT_BASE 0xf8f40000 |
7a577fda | 19 | #define CONFIG_RESET_VECTOR_ADDRESS 0xf8fffffc |
e40ac487 MH |
20 | #endif |
21 | ||
d24f2d32 | 22 | #ifdef CONFIG_SPIFLASH |
e40ac487 | 23 | #define CONFIG_RAMBOOT_SPIFLASH 1 |
e2c9bc5e | 24 | #define CONFIG_SYS_TEXT_BASE 0xf8f40000 |
7a577fda | 25 | #define CONFIG_RESET_VECTOR_ADDRESS 0xf8fffffc |
2ae18241 WD |
26 | #endif |
27 | ||
28 | #ifndef CONFIG_SYS_TEXT_BASE | |
c6e8f49a | 29 | #define CONFIG_SYS_TEXT_BASE 0xeff40000 |
e40ac487 MH |
30 | #endif |
31 | ||
7a577fda KG |
32 | #ifndef CONFIG_RESET_VECTOR_ADDRESS |
33 | #define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc | |
34 | #endif | |
35 | ||
96196a1f HW |
36 | #ifndef CONFIG_SYS_MONITOR_BASE |
37 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ | |
38 | #endif | |
39 | ||
9490a7f1 KG |
40 | /* High Level Configuration Options */ |
41 | #define CONFIG_BOOKE 1 /* BOOKE */ | |
42 | #define CONFIG_E500 1 /* BOOKE e500 family */ | |
9490a7f1 KG |
43 | #define CONFIG_MPC8536 1 |
44 | #define CONFIG_MPC8536DS 1 | |
45 | ||
c51fc5d5 | 46 | #define CONFIG_FSL_ELBC 1 /* Has Enhanced localbus controller */ |
9490a7f1 KG |
47 | #define CONFIG_PCI 1 /* Enable PCI/PCIE */ |
48 | #define CONFIG_PCI1 1 /* Enable PCI controller 1 */ | |
b38eaec5 RD |
49 | #define CONFIG_PCIE1 1 /* PCIE controller 1 (slot 1) */ |
50 | #define CONFIG_PCIE2 1 /* PCIE controller 2 (slot 2) */ | |
51 | #define CONFIG_PCIE3 1 /* PCIE controller 3 (ULI bridge) */ | |
9490a7f1 | 52 | #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */ |
842033e6 | 53 | #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */ |
9490a7f1 | 54 | #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ |
0151cbac | 55 | #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ |
9490a7f1 KG |
56 | |
57 | #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ | |
58 | ||
59 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ | |
60 | #define CONFIG_ENV_OVERWRITE | |
61 | ||
c7e1a43d KG |
62 | #define CONFIG_SYS_CLK_FREQ get_board_sys_clk() /* sysclk for MPC85xx */ |
63 | #define CONFIG_DDR_CLK_FREQ get_board_ddr_clk() | |
9490a7f1 | 64 | #define CONFIG_ICS307_REFCLK_HZ 33333000 /* ICS307 clock chip ref freq */ |
9490a7f1 KG |
65 | |
66 | /* | |
67 | * These can be toggled for performance analysis, otherwise use default. | |
68 | */ | |
69 | #define CONFIG_L2_CACHE /* toggle L2 cache */ | |
70 | #define CONFIG_BTB /* toggle branch predition */ | |
9490a7f1 | 71 | |
80522dc8 AF |
72 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */ |
73 | ||
9490a7f1 KG |
74 | #define CONFIG_ENABLE_36BIT_PHYS 1 |
75 | ||
337f9fde KG |
76 | #ifdef CONFIG_PHYS_64BIT |
77 | #define CONFIG_ADDR_MAP 1 | |
78 | #define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */ | |
79 | #endif | |
80 | ||
07355700 MH |
81 | #define CONFIG_SYS_MEMTEST_START 0x00010000 /* skip exception vectors */ |
82 | #define CONFIG_SYS_MEMTEST_END 0x1f000000 /* skip u-boot at top of RAM */ | |
9490a7f1 KG |
83 | #define CONFIG_PANIC_HANG /* do not reset board on panic */ |
84 | ||
9a1a0aed MH |
85 | /* |
86 | * Config the L2 Cache as L2 SRAM | |
87 | */ | |
88 | #define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000 | |
89 | #ifdef CONFIG_PHYS_64BIT | |
90 | #define CONFIG_SYS_INIT_L2_ADDR_PHYS 0xff8f80000ull | |
91 | #else | |
92 | #define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR | |
93 | #endif | |
94 | #define CONFIG_SYS_L2_SIZE (512 << 10) | |
95 | #define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE) | |
96 | ||
e46fedfe TT |
97 | #define CONFIG_SYS_CCSRBAR 0xffe00000 |
98 | #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR | |
9490a7f1 | 99 | |
8d22ddca | 100 | #if defined(CONFIG_NAND_SPL) |
e46fedfe | 101 | #define CONFIG_SYS_CCSR_DO_NOT_RELOCATE |
9a1a0aed MH |
102 | #endif |
103 | ||
9490a7f1 | 104 | /* DDR Setup */ |
337f9fde | 105 | #define CONFIG_VERY_BIG_RAM |
5614e71b | 106 | #define CONFIG_SYS_FSL_DDR2 |
9490a7f1 KG |
107 | #undef CONFIG_FSL_DDR_INTERACTIVE |
108 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */ | |
109 | #define CONFIG_DDR_SPD | |
9490a7f1 | 110 | |
9b0ad1b1 | 111 | #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */ |
9490a7f1 KG |
112 | #define CONFIG_MEM_INIT_VALUE 0xDeadBeef |
113 | ||
6d0f6bcf JCPV |
114 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 |
115 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
9490a7f1 KG |
116 | |
117 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
118 | #define CONFIG_DIMM_SLOTS_PER_CTLR 1 | |
119 | #define CONFIG_CHIP_SELECTS_PER_CTRL 2 | |
120 | ||
121 | /* I2C addresses of SPD EEPROMs */ | |
122 | #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */ | |
6d0f6bcf | 123 | #define CONFIG_SYS_SPD_BUS_NUM 1 |
9490a7f1 KG |
124 | |
125 | /* These are used when DDR doesn't use SPD. */ | |
07355700 | 126 | #define CONFIG_SYS_SDRAM_SIZE 256 /* DDR is 256MB */ |
6d0f6bcf | 127 | #define CONFIG_SYS_DDR_CS0_BNDS 0x0000001F |
07355700 | 128 | #define CONFIG_SYS_DDR_CS0_CONFIG 0x80010102 /* Enable, no interleaving */ |
6d0f6bcf JCPV |
129 | #define CONFIG_SYS_DDR_TIMING_3 0x00000000 |
130 | #define CONFIG_SYS_DDR_TIMING_0 0x00260802 | |
131 | #define CONFIG_SYS_DDR_TIMING_1 0x3935d322 | |
132 | #define CONFIG_SYS_DDR_TIMING_2 0x14904cc8 | |
133 | #define CONFIG_SYS_DDR_MODE_1 0x00480432 | |
134 | #define CONFIG_SYS_DDR_MODE_2 0x00000000 | |
135 | #define CONFIG_SYS_DDR_INTERVAL 0x06180100 | |
136 | #define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef | |
137 | #define CONFIG_SYS_DDR_CLK_CTRL 0x03800000 | |
138 | #define CONFIG_SYS_DDR_OCD_CTRL 0x00000000 | |
139 | #define CONFIG_SYS_DDR_OCD_STATUS 0x00000000 | |
07355700 | 140 | #define CONFIG_SYS_DDR_CONTROL 0xC3008000 /* Type = DDR2 */ |
6d0f6bcf JCPV |
141 | #define CONFIG_SYS_DDR_CONTROL2 0x04400010 |
142 | ||
143 | #define CONFIG_SYS_DDR_ERR_INT_EN 0x0000000d | |
144 | #define CONFIG_SYS_DDR_ERR_DIS 0x00000000 | |
145 | #define CONFIG_SYS_DDR_SBE 0x00010000 | |
9490a7f1 | 146 | |
9490a7f1 KG |
147 | /* Make sure required options are set */ |
148 | #ifndef CONFIG_SPD_EEPROM | |
149 | #error ("CONFIG_SPD_EEPROM is required") | |
150 | #endif | |
151 | ||
152 | #undef CONFIG_CLOCKS_IN_MHZ | |
153 | ||
9490a7f1 KG |
154 | /* |
155 | * Memory map -- xxx -this is wrong, needs updating | |
156 | * | |
157 | * 0x0000_0000 0x7fff_ffff DDR 2G Cacheable | |
158 | * 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable | |
159 | * 0xc000_0000 0xdfff_ffff PCI 512M non-cacheable | |
160 | * 0xe100_0000 0xe3ff_ffff PCI IO range 4M non-cacheable | |
161 | * | |
162 | * Localbus cacheable (TBD) | |
163 | * 0xXXXX_XXXX 0xXXXX_XXXX SRAM YZ M Cacheable | |
164 | * | |
165 | * Localbus non-cacheable | |
c57fc289 | 166 | * 0xe000_0000 0xe7ff_ffff Promjet/free 128M non-cacheable |
9490a7f1 | 167 | * 0xe800_0000 0xefff_ffff FLASH 128M non-cacheable |
c57fc289 | 168 | * 0xffa0_0000 0xffaf_ffff NAND 1M non-cacheable |
9490a7f1 KG |
169 | * 0xffdf_0000 0xffdf_7fff PIXIS 32K non-cacheable TLB0 |
170 | * 0xffd0_0000 0xffd0_3fff L1 for stack 16K Cacheable TLB0 | |
171 | * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable | |
172 | */ | |
173 | ||
174 | /* | |
175 | * Local Bus Definitions | |
176 | */ | |
6d0f6bcf | 177 | #define CONFIG_SYS_FLASH_BASE 0xe0000000 /* start of FLASH 128M */ |
337f9fde KG |
178 | #ifdef CONFIG_PHYS_64BIT |
179 | #define CONFIG_SYS_FLASH_BASE_PHYS 0xfe0000000ull | |
180 | #else | |
c953ddfd | 181 | #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE |
337f9fde | 182 | #endif |
9490a7f1 | 183 | |
9a1a0aed | 184 | #define CONFIG_FLASH_BR_PRELIM \ |
7ee41107 | 185 | (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000) | BR_PS_16 | BR_V) |
9a1a0aed | 186 | #define CONFIG_FLASH_OR_PRELIM 0xf8000ff7 |
9490a7f1 | 187 | |
07355700 MH |
188 | #define CONFIG_SYS_BR1_PRELIM \ |
189 | (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) \ | |
190 | | BR_PS_16 | BR_V) | |
c953ddfd | 191 | #define CONFIG_SYS_OR1_PRELIM 0xf8000ff7 |
9490a7f1 | 192 | |
07355700 MH |
193 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000, \ |
194 | CONFIG_SYS_FLASH_BASE_PHYS } | |
6d0f6bcf | 195 | #define CONFIG_SYS_FLASH_QUIET_TEST |
9490a7f1 KG |
196 | #define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */ |
197 | ||
07355700 MH |
198 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */ |
199 | #define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */ | |
6d0f6bcf | 200 | #undef CONFIG_SYS_FLASH_CHECKSUM |
07355700 MH |
201 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ |
202 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
9490a7f1 | 203 | |
0234446f | 204 | #if defined(CONFIG_RAMBOOT_SDCARD) || defined(CONFIG_RAMBOOT_SPIFLASH) |
9a1a0aed | 205 | #define CONFIG_SYS_RAMBOOT |
a55bb834 | 206 | #define CONFIG_SYS_EXTRA_ENV_RELOC |
9a1a0aed MH |
207 | #else |
208 | #undef CONFIG_SYS_RAMBOOT | |
209 | #endif | |
210 | ||
9490a7f1 | 211 | #define CONFIG_FLASH_CFI_DRIVER |
6d0f6bcf JCPV |
212 | #define CONFIG_SYS_FLASH_CFI |
213 | #define CONFIG_SYS_FLASH_EMPTY_INFO | |
214 | #define CONFIG_SYS_FLASH_AMD_CHECK_DQ7 | |
9490a7f1 KG |
215 | |
216 | #define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */ | |
217 | ||
68d4230c | 218 | #define CONFIG_HWCONFIG /* enable hwconfig */ |
9490a7f1 KG |
219 | #define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */ |
220 | #define PIXIS_BASE 0xffdf0000 /* PIXIS registers */ | |
337f9fde KG |
221 | #ifdef CONFIG_PHYS_64BIT |
222 | #define PIXIS_BASE_PHYS 0xfffdf0000ull | |
223 | #else | |
52b565f5 | 224 | #define PIXIS_BASE_PHYS PIXIS_BASE |
337f9fde | 225 | #endif |
9490a7f1 | 226 | |
52b565f5 | 227 | #define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V) |
07355700 | 228 | #define CONFIG_SYS_OR3_PRELIM 0xffffeff7 /* 32KB but only 4k mapped */ |
9490a7f1 KG |
229 | |
230 | #define PIXIS_ID 0x0 /* Board ID at offset 0 */ | |
231 | #define PIXIS_VER 0x1 /* Board version at offset 1 */ | |
232 | #define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */ | |
233 | #define PIXIS_CSR 0x3 /* PIXIS General control/status register */ | |
234 | #define PIXIS_RST 0x4 /* PIXIS Reset Control register */ | |
235 | #define PIXIS_PWR 0x5 /* PIXIS Power status register */ | |
236 | #define PIXIS_AUX 0x6 /* Auxiliary 1 register */ | |
237 | #define PIXIS_SPD 0x7 /* Register for SYSCLK speed */ | |
238 | #define PIXIS_AUX2 0x8 /* Auxiliary 2 register */ | |
239 | #define PIXIS_VCTL 0x10 /* VELA Control Register */ | |
240 | #define PIXIS_VSTAT 0x11 /* VELA Status Register */ | |
241 | #define PIXIS_VCFGEN0 0x12 /* VELA Config Enable 0 */ | |
242 | #define PIXIS_VCFGEN1 0x13 /* VELA Config Enable 1 */ | |
243 | #define PIXIS_VCORE0 0x14 /* VELA VCORE0 Register */ | |
244 | #define PIXIS_VBOOT 0x16 /* VELA VBOOT Register */ | |
6bb5b412 KG |
245 | #define PIXIS_VBOOT_LBMAP 0xe0 /* VBOOT - CFG_LBMAP */ |
246 | #define PIXIS_VBOOT_LBMAP_NOR0 0x00 /* cfg_lbmap - boot from NOR 0 */ | |
247 | #define PIXIS_VBOOT_LBMAP_NOR1 0x01 /* cfg_lbmap - boot from NOR 1 */ | |
248 | #define PIXIS_VBOOT_LBMAP_NOR2 0x02 /* cfg_lbmap - boot from NOR 2 */ | |
249 | #define PIXIS_VBOOT_LBMAP_NOR3 0x03 /* cfg_lbmap - boot from NOR 3 */ | |
250 | #define PIXIS_VBOOT_LBMAP_PJET 0x04 /* cfg_lbmap - boot from projet */ | |
251 | #define PIXIS_VBOOT_LBMAP_NAND 0x05 /* cfg_lbmap - boot from NAND */ | |
9490a7f1 KG |
252 | #define PIXIS_VSPEED0 0x17 /* VELA VSpeed 0 */ |
253 | #define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */ | |
254 | #define PIXIS_VSPEED2 0x19 /* VELA VSpeed 2 */ | |
255 | #define PIXIS_VSYSCLK0 0x1A /* VELA SYSCLK0 Register */ | |
256 | #define PIXIS_VSYSCLK1 0x1B /* VELA SYSCLK1 Register */ | |
257 | #define PIXIS_VSYSCLK2 0x1C /* VELA SYSCLK2 Register */ | |
258 | #define PIXIS_VDDRCLK0 0x1D /* VELA DDRCLK0 Register */ | |
259 | #define PIXIS_VDDRCLK1 0x1E /* VELA DDRCLK1 Register */ | |
260 | #define PIXIS_VDDRCLK2 0x1F /* VELA DDRCLK2 Register */ | |
261 | #define PIXIS_VWATCH 0x24 /* Watchdog Register */ | |
262 | #define PIXIS_LED 0x25 /* LED Register */ | |
263 | ||
9a1a0aed MH |
264 | #define PIXIS_SPD_SYSCLK 0x7 /* SYSCLK option */ |
265 | ||
9490a7f1 KG |
266 | /* old pixis referenced names */ |
267 | #define PIXIS_VCLKH 0x19 /* VELA VCLKH register */ | |
268 | #define PIXIS_VCLKL 0x1A /* VELA VCLKL register */ | |
509e19ca | 269 | #define CONFIG_SYS_PIXIS_VBOOT_MASK 0x4e |
9490a7f1 | 270 | |
6d0f6bcf JCPV |
271 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
272 | #define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */ | |
553f0982 | 273 | #define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* Size of used area in RAM */ |
9490a7f1 | 274 | |
07355700 | 275 | #define CONFIG_SYS_GBL_DATA_OFFSET \ |
25ddd1fb | 276 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 277 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
9490a7f1 | 278 | |
07355700 MH |
279 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
280 | #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */ | |
9490a7f1 | 281 | |
9a1a0aed | 282 | #ifndef CONFIG_NAND_SPL |
337f9fde KG |
283 | #define CONFIG_SYS_NAND_BASE 0xffa00000 |
284 | #ifdef CONFIG_PHYS_64BIT | |
285 | #define CONFIG_SYS_NAND_BASE_PHYS 0xfffa00000ull | |
286 | #else | |
287 | #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE | |
288 | #endif | |
9a1a0aed MH |
289 | #else |
290 | #define CONFIG_SYS_NAND_BASE 0xfff00000 | |
291 | #ifdef CONFIG_PHYS_64BIT | |
292 | #define CONFIG_SYS_NAND_BASE_PHYS 0xffff00000ull | |
293 | #else | |
294 | #define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE | |
295 | #endif | |
296 | #endif | |
c57fc289 JJ |
297 | #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE,\ |
298 | CONFIG_SYS_NAND_BASE + 0x40000, \ | |
299 | CONFIG_SYS_NAND_BASE + 0x80000, \ | |
300 | CONFIG_SYS_NAND_BASE + 0xC0000} | |
301 | #define CONFIG_SYS_MAX_NAND_DEVICE 4 | |
c57fc289 JJ |
302 | #define CONFIG_CMD_NAND 1 |
303 | #define CONFIG_NAND_FSL_ELBC 1 | |
304 | #define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024) | |
305 | ||
9a1a0aed MH |
306 | /* NAND boot: 4K NAND loader config */ |
307 | #define CONFIG_SYS_NAND_SPL_SIZE 0x1000 | |
c6e8f49a | 308 | #define CONFIG_SYS_NAND_U_BOOT_SIZE ((768 << 10) - 0x2000) |
9a1a0aed MH |
309 | #define CONFIG_SYS_NAND_U_BOOT_DST (CONFIG_SYS_INIT_L2_ADDR) |
310 | #define CONFIG_SYS_NAND_U_BOOT_START \ | |
311 | (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_NAND_SPL_SIZE) | |
312 | #define CONFIG_SYS_NAND_U_BOOT_OFFS (0) | |
313 | #define CONFIG_SYS_NAND_U_BOOT_RELOC (CONFIG_SYS_INIT_L2_END - 0x2000) | |
314 | #define CONFIG_SYS_NAND_U_BOOT_RELOC_SP ((CONFIG_SYS_INIT_L2_END - 1) & ~0xF) | |
315 | ||
c57fc289 | 316 | /* NAND flash config */ |
a3055c58 | 317 | #define CONFIG_SYS_NAND_BR_PRELIM \ |
07355700 MH |
318 | (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \ |
319 | | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ | |
320 | | BR_PS_8 /* Port Size = 8 bit */ \ | |
321 | | BR_MS_FCM /* MSEL = FCM */ \ | |
322 | | BR_V) /* valid */ | |
a3055c58 | 323 | #define CONFIG_SYS_NAND_OR_PRELIM (0xFFFC0000 /* length 256K */ \ |
07355700 MH |
324 | | OR_FCM_PGS /* Large Page*/ \ |
325 | | OR_FCM_CSCT \ | |
326 | | OR_FCM_CST \ | |
327 | | OR_FCM_CHT \ | |
328 | | OR_FCM_SCY_1 \ | |
329 | | OR_FCM_TRLX \ | |
330 | | OR_FCM_EHTR) | |
331 | ||
9a1a0aed MH |
332 | #define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */ |
333 | #define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */ | |
a3055c58 MM |
334 | #define CONFIG_SYS_BR2_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */ |
335 | #define CONFIG_SYS_OR2_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ | |
07355700 MH |
336 | |
337 | #define CONFIG_SYS_BR4_PRELIM \ | |
7ee41107 | 338 | (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x40000) \ |
07355700 MH |
339 | | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ |
340 | | BR_PS_8 /* Port Size = 8 bit */ \ | |
341 | | BR_MS_FCM /* MSEL = FCM */ \ | |
342 | | BR_V) /* valid */ | |
a3055c58 | 343 | #define CONFIG_SYS_OR4_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ |
07355700 | 344 | #define CONFIG_SYS_BR5_PRELIM \ |
7ee41107 | 345 | (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x80000) \ |
07355700 MH |
346 | | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ |
347 | | BR_PS_8 /* Port Size = 8 bit */ \ | |
348 | | BR_MS_FCM /* MSEL = FCM */ \ | |
349 | | BR_V) /* valid */ | |
a3055c58 | 350 | #define CONFIG_SYS_OR5_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ |
07355700 MH |
351 | |
352 | #define CONFIG_SYS_BR6_PRELIM \ | |
7ee41107 | 353 | (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0xc0000) \ |
07355700 MH |
354 | | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \ |
355 | | BR_PS_8 /* Port Size = 8 bit */ \ | |
356 | | BR_MS_FCM /* MSEL = FCM */ \ | |
357 | | BR_V) /* valid */ | |
a3055c58 | 358 | #define CONFIG_SYS_OR6_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */ |
c57fc289 | 359 | |
9490a7f1 KG |
360 | /* Serial Port - controlled on board with jumper J8 |
361 | * open - index 2 | |
362 | * shorted - index 1 | |
363 | */ | |
364 | #define CONFIG_CONS_INDEX 1 | |
6d0f6bcf JCPV |
365 | #define CONFIG_SYS_NS16550_SERIAL |
366 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
367 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
93341909 KG |
368 | #ifdef CONFIG_NAND_SPL |
369 | #define CONFIG_NS16550_MIN_FUNCTIONS | |
370 | #endif | |
9490a7f1 | 371 | |
6d0f6bcf | 372 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
9490a7f1 KG |
373 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} |
374 | ||
07355700 MH |
375 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR + 0x4500) |
376 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR + 0x4600) | |
9490a7f1 | 377 | |
9490a7f1 KG |
378 | /* |
379 | * I2C | |
380 | */ | |
00f792e0 HS |
381 | #define CONFIG_SYS_I2C |
382 | #define CONFIG_SYS_I2C_FSL | |
383 | #define CONFIG_SYS_FSL_I2C_SPEED 400000 | |
384 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
385 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 | |
386 | #define CONFIG_SYS_FSL_I2C2_SPEED 400000 | |
387 | #define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F | |
388 | #define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100 | |
389 | #define CONFIG_SYS_I2C_NOPROBES { {0, 0x29} } | |
9490a7f1 KG |
390 | |
391 | /* | |
392 | * I2C2 EEPROM | |
393 | */ | |
32628c50 JCPV |
394 | #define CONFIG_ID_EEPROM |
395 | #ifdef CONFIG_ID_EEPROM | |
6d0f6bcf | 396 | #define CONFIG_SYS_I2C_EEPROM_NXID |
9490a7f1 | 397 | #endif |
6d0f6bcf JCPV |
398 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 |
399 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 | |
400 | #define CONFIG_SYS_EEPROM_BUS_NUM 1 | |
9490a7f1 | 401 | |
ae2044d8 XX |
402 | /* |
403 | * eSPI - Enhanced SPI | |
404 | */ | |
405 | #define CONFIG_HARD_SPI | |
ae2044d8 XX |
406 | |
407 | #if defined(CONFIG_SPI_FLASH) | |
ae2044d8 XX |
408 | #define CONFIG_SF_DEFAULT_SPEED 10000000 |
409 | #define CONFIG_SF_DEFAULT_MODE 0 | |
410 | #endif | |
411 | ||
9490a7f1 KG |
412 | /* |
413 | * General PCI | |
414 | * Memory space is mapped 1-1, but I/O space must start from 0. | |
415 | */ | |
416 | ||
5af0fdd8 | 417 | #define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000 |
337f9fde KG |
418 | #ifdef CONFIG_PHYS_64BIT |
419 | #define CONFIG_SYS_PCI1_MEM_BUS 0xf0000000 | |
420 | #define CONFIG_SYS_PCI1_MEM_PHYS 0xc00000000ull | |
421 | #else | |
5af0fdd8 KG |
422 | #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000 |
423 | #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000 | |
337f9fde | 424 | #endif |
6d0f6bcf | 425 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */ |
337f9fde KG |
426 | #define CONFIG_SYS_PCI1_IO_VIRT 0xffc00000 |
427 | #define CONFIG_SYS_PCI1_IO_BUS 0x00000000 | |
428 | #ifdef CONFIG_PHYS_64BIT | |
429 | #define CONFIG_SYS_PCI1_IO_PHYS 0xfffc00000ull | |
430 | #else | |
431 | #define CONFIG_SYS_PCI1_IO_PHYS 0xffc00000 | |
432 | #endif | |
433 | #define CONFIG_SYS_PCI1_IO_SIZE 0x00010000 /* 64k */ | |
9490a7f1 KG |
434 | |
435 | /* controller 1, Slot 1, tgtid 1, Base address a000 */ | |
5f7b31b0 | 436 | #define CONFIG_SYS_PCIE1_NAME "Slot 1" |
5af0fdd8 | 437 | #define CONFIG_SYS_PCIE1_MEM_VIRT 0x90000000 |
337f9fde KG |
438 | #ifdef CONFIG_PHYS_64BIT |
439 | #define CONFIG_SYS_PCIE1_MEM_BUS 0xf8000000 | |
440 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc10000000ull | |
441 | #else | |
10795f42 | 442 | #define CONFIG_SYS_PCIE1_MEM_BUS 0x90000000 |
5af0fdd8 | 443 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0x90000000 |
337f9fde | 444 | #endif |
6d0f6bcf | 445 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x08000000 /* 128M */ |
aca5f018 | 446 | #define CONFIG_SYS_PCIE1_IO_VIRT 0xffc10000 |
337f9fde KG |
447 | #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 |
448 | #ifdef CONFIG_PHYS_64BIT | |
449 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc10000ull | |
450 | #else | |
6d0f6bcf | 451 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xffc10000 |
337f9fde | 452 | #endif |
6d0f6bcf | 453 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */ |
9490a7f1 KG |
454 | |
455 | /* controller 2, Slot 2, tgtid 2, Base address 9000 */ | |
5f7b31b0 | 456 | #define CONFIG_SYS_PCIE2_NAME "Slot 2" |
5af0fdd8 | 457 | #define CONFIG_SYS_PCIE2_MEM_VIRT 0x98000000 |
337f9fde KG |
458 | #ifdef CONFIG_PHYS_64BIT |
459 | #define CONFIG_SYS_PCIE2_MEM_BUS 0xf8000000 | |
460 | #define CONFIG_SYS_PCIE2_MEM_PHYS 0xc18000000ull | |
461 | #else | |
10795f42 | 462 | #define CONFIG_SYS_PCIE2_MEM_BUS 0x98000000 |
5af0fdd8 | 463 | #define CONFIG_SYS_PCIE2_MEM_PHYS 0x98000000 |
337f9fde | 464 | #endif |
6d0f6bcf | 465 | #define CONFIG_SYS_PCIE2_MEM_SIZE 0x08000000 /* 128M */ |
aca5f018 | 466 | #define CONFIG_SYS_PCIE2_IO_VIRT 0xffc20000 |
337f9fde KG |
467 | #define CONFIG_SYS_PCIE2_IO_BUS 0x00000000 |
468 | #ifdef CONFIG_PHYS_64BIT | |
469 | #define CONFIG_SYS_PCIE2_IO_PHYS 0xfffc20000ull | |
470 | #else | |
6d0f6bcf | 471 | #define CONFIG_SYS_PCIE2_IO_PHYS 0xffc20000 |
337f9fde | 472 | #endif |
6d0f6bcf | 473 | #define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */ |
9490a7f1 KG |
474 | |
475 | /* controller 3, direct to uli, tgtid 3, Base address 8000 */ | |
5f7b31b0 | 476 | #define CONFIG_SYS_PCIE3_NAME "Slot 3" |
5af0fdd8 | 477 | #define CONFIG_SYS_PCIE3_MEM_VIRT 0xa0000000 |
337f9fde KG |
478 | #ifdef CONFIG_PHYS_64BIT |
479 | #define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000 | |
480 | #define CONFIG_SYS_PCIE3_MEM_PHYS 0xc20000000ull | |
481 | #else | |
10795f42 | 482 | #define CONFIG_SYS_PCIE3_MEM_BUS 0xa0000000 |
5af0fdd8 | 483 | #define CONFIG_SYS_PCIE3_MEM_PHYS 0xa0000000 |
337f9fde | 484 | #endif |
6d0f6bcf | 485 | #define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 486 | #define CONFIG_SYS_PCIE3_IO_VIRT 0xffc30000 |
337f9fde KG |
487 | #define CONFIG_SYS_PCIE3_IO_BUS 0x00000000 |
488 | #ifdef CONFIG_PHYS_64BIT | |
489 | #define CONFIG_SYS_PCIE3_IO_PHYS 0xfffc30000ull | |
490 | #else | |
6d0f6bcf | 491 | #define CONFIG_SYS_PCIE3_IO_PHYS 0xffc30000 |
337f9fde | 492 | #endif |
6d0f6bcf | 493 | #define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */ |
9490a7f1 KG |
494 | |
495 | #if defined(CONFIG_PCI) | |
496 | ||
9490a7f1 KG |
497 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
498 | ||
499 | /*PCIE video card used*/ | |
aca5f018 | 500 | #define VIDEO_IO_OFFSET CONFIG_SYS_PCIE3_IO_VIRT |
9490a7f1 KG |
501 | |
502 | /*PCI video card used*/ | |
aca5f018 | 503 | /*#define VIDEO_IO_OFFSET CONFIG_SYS_PCI1_IO_VIRT*/ |
9490a7f1 KG |
504 | |
505 | /* video */ | |
9490a7f1 KG |
506 | |
507 | #if defined(CONFIG_VIDEO) | |
508 | #define CONFIG_BIOSEMU | |
509 | #define CONFIG_CFB_CONSOLE | |
510 | #define CONFIG_VIDEO_SW_CURSOR | |
511 | #define CONFIG_VGA_AS_SINGLE_DEVICE | |
512 | #define CONFIG_ATI_RADEON_FB | |
513 | #define CONFIG_VIDEO_LOGO | |
aca5f018 | 514 | #define CONFIG_SYS_ISA_IO_BASE_ADDRESS CONFIG_SYS_PCIE3_IO_VIRT |
9490a7f1 KG |
515 | #endif |
516 | ||
517 | #undef CONFIG_EEPRO100 | |
518 | #undef CONFIG_TULIP | |
9490a7f1 | 519 | |
9490a7f1 | 520 | #ifndef CONFIG_PCI_PNP |
5f91ef6a KG |
521 | #define PCI_ENET0_IOADDR CONFIG_SYS_PCI1_IO_BUS |
522 | #define PCI_ENET0_MEMADDR CONFIG_SYS_PCI1_IO_BUS | |
9490a7f1 KG |
523 | #define PCI_IDSEL_NUMBER 0x11 /* IDSEL = AD11 */ |
524 | #endif | |
525 | ||
526 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
527 | ||
528 | #endif /* CONFIG_PCI */ | |
529 | ||
530 | /* SATA */ | |
531 | #define CONFIG_LIBATA | |
532 | #define CONFIG_FSL_SATA | |
533 | ||
6d0f6bcf | 534 | #define CONFIG_SYS_SATA_MAX_DEVICE 2 |
9490a7f1 | 535 | #define CONFIG_SATA1 |
6d0f6bcf JCPV |
536 | #define CONFIG_SYS_SATA1 CONFIG_SYS_MPC85xx_SATA1_ADDR |
537 | #define CONFIG_SYS_SATA1_FLAGS FLAGS_DMA | |
9490a7f1 | 538 | #define CONFIG_SATA2 |
6d0f6bcf JCPV |
539 | #define CONFIG_SYS_SATA2 CONFIG_SYS_MPC85xx_SATA2_ADDR |
540 | #define CONFIG_SYS_SATA2_FLAGS FLAGS_DMA | |
9490a7f1 KG |
541 | |
542 | #ifdef CONFIG_FSL_SATA | |
543 | #define CONFIG_LBA48 | |
544 | #define CONFIG_CMD_SATA | |
545 | #define CONFIG_DOS_PARTITION | |
9490a7f1 KG |
546 | #endif |
547 | ||
548 | #if defined(CONFIG_TSEC_ENET) | |
549 | ||
9490a7f1 KG |
550 | #define CONFIG_MII 1 /* MII PHY management */ |
551 | #define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */ | |
552 | #define CONFIG_TSEC1 1 | |
553 | #define CONFIG_TSEC1_NAME "eTSEC1" | |
554 | #define CONFIG_TSEC3 1 | |
555 | #define CONFIG_TSEC3_NAME "eTSEC3" | |
556 | ||
2e26d837 JJ |
557 | #define CONFIG_FSL_SGMII_RISER 1 |
558 | #define SGMII_RISER_PHY_OFFSET 0x1c | |
559 | ||
9490a7f1 KG |
560 | #define TSEC1_PHY_ADDR 1 /* TSEC1 -> PHY1 */ |
561 | #define TSEC3_PHY_ADDR 0 /* TSEC3 -> PHY0 */ | |
562 | ||
563 | #define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
564 | #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
565 | ||
566 | #define TSEC1_PHYIDX 0 | |
567 | #define TSEC3_PHYIDX 0 | |
568 | ||
569 | #define CONFIG_ETHPRIME "eTSEC1" | |
570 | ||
571 | #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */ | |
572 | ||
573 | #endif /* CONFIG_TSEC_ENET */ | |
574 | ||
575 | /* | |
576 | * Environment | |
577 | */ | |
9a1a0aed MH |
578 | |
579 | #if defined(CONFIG_SYS_RAMBOOT) | |
0234446f | 580 | #if defined(CONFIG_RAMBOOT_SPIFLASH) |
2d4afd49 XX |
581 | #define CONFIG_ENV_IS_IN_SPI_FLASH |
582 | #define CONFIG_ENV_SPI_BUS 0 | |
583 | #define CONFIG_ENV_SPI_CS 0 | |
584 | #define CONFIG_ENV_SPI_MAX_HZ 10000000 | |
585 | #define CONFIG_ENV_SPI_MODE 0 | |
586 | #define CONFIG_ENV_SIZE 0x2000 /* 8KB */ | |
587 | #define CONFIG_ENV_OFFSET 0xF0000 | |
588 | #define CONFIG_ENV_SECT_SIZE 0x10000 | |
589 | #elif defined(CONFIG_RAMBOOT_SDCARD) | |
590 | #define CONFIG_ENV_IS_IN_MMC | |
4394d0c2 | 591 | #define CONFIG_FSL_FIXED_MMC_LOCATION |
2d4afd49 XX |
592 | #define CONFIG_ENV_SIZE 0x2000 |
593 | #define CONFIG_SYS_MMC_ENV_DEV 0 | |
594 | #else | |
e40ac487 MH |
595 | #define CONFIG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */ |
596 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000) | |
597 | #define CONFIG_ENV_SIZE 0x2000 | |
9a1a0aed | 598 | #endif |
9490a7f1 | 599 | #else |
9a1a0aed | 600 | #define CONFIG_ENV_IS_IN_FLASH 1 |
9a1a0aed | 601 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE) |
9a1a0aed MH |
602 | #define CONFIG_ENV_SIZE 0x2000 |
603 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */ | |
9490a7f1 | 604 | #endif |
9490a7f1 KG |
605 | |
606 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 607 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
9490a7f1 KG |
608 | |
609 | /* | |
610 | * Command line configuration. | |
611 | */ | |
9490a7f1 | 612 | #define CONFIG_CMD_IRQ |
1c9aa76b | 613 | #define CONFIG_CMD_IRQ |
199e262e | 614 | #define CONFIG_CMD_REGINFO |
9490a7f1 KG |
615 | |
616 | #if defined(CONFIG_PCI) | |
617 | #define CONFIG_CMD_PCI | |
9490a7f1 KG |
618 | #endif |
619 | ||
620 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
621 | ||
80522dc8 AF |
622 | #define CONFIG_MMC 1 |
623 | ||
624 | #ifdef CONFIG_MMC | |
625 | #define CONFIG_FSL_ESDHC | |
626 | #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR | |
80522dc8 | 627 | #define CONFIG_GENERIC_MMC |
1116ebb9 F |
628 | #endif |
629 | ||
630 | /* | |
631 | * USB | |
632 | */ | |
3d7506fa | 633 | #define CONFIG_HAS_FSL_MPH_USB |
634 | #ifdef CONFIG_HAS_FSL_MPH_USB | |
1116ebb9 F |
635 | #define CONFIG_USB_EHCI |
636 | ||
637 | #ifdef CONFIG_USB_EHCI | |
1116ebb9 F |
638 | #define CONFIG_EHCI_HCD_INIT_AFTER_RESET |
639 | #define CONFIG_USB_EHCI_FSL | |
1116ebb9 | 640 | #endif |
3d7506fa | 641 | #endif |
1116ebb9 F |
642 | |
643 | #if defined(CONFIG_MMC) || defined(CONFIG_USB_EHCI) | |
80522dc8 AF |
644 | #define CONFIG_DOS_PARTITION |
645 | #endif | |
646 | ||
9490a7f1 KG |
647 | /* |
648 | * Miscellaneous configurable options | |
649 | */ | |
6d0f6bcf | 650 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
07355700 | 651 | #define CONFIG_CMDLINE_EDITING /* Command-line editing */ |
5be58f5f | 652 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ |
6d0f6bcf | 653 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
9490a7f1 | 654 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 655 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
9490a7f1 | 656 | #else |
6d0f6bcf | 657 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
9490a7f1 | 658 | #endif |
07355700 MH |
659 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE \ |
660 | + sizeof(CONFIG_SYS_PROMPT) + 16) /* Print Buffer Size */ | |
6d0f6bcf | 661 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ |
07355700 | 662 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ |
9490a7f1 KG |
663 | |
664 | /* | |
665 | * For booting Linux, the board info and command line data | |
a832ac41 | 666 | * have to be in the first 64 MB of memory, since this is |
9490a7f1 KG |
667 | * the maximum mapped by the Linux kernel during initialization. |
668 | */ | |
a832ac41 KG |
669 | #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux */ |
670 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ | |
9490a7f1 | 671 | |
9490a7f1 KG |
672 | #if defined(CONFIG_CMD_KGDB) |
673 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ | |
9490a7f1 KG |
674 | #endif |
675 | ||
676 | /* | |
677 | * Environment Configuration | |
678 | */ | |
679 | ||
680 | /* The mac addresses for all ethernet interface */ | |
681 | #if defined(CONFIG_TSEC_ENET) | |
682 | #define CONFIG_HAS_ETH0 | |
9490a7f1 | 683 | #define CONFIG_HAS_ETH1 |
9490a7f1 | 684 | #define CONFIG_HAS_ETH2 |
9490a7f1 | 685 | #define CONFIG_HAS_ETH3 |
9490a7f1 KG |
686 | #endif |
687 | ||
688 | #define CONFIG_IPADDR 192.168.1.254 | |
689 | ||
690 | #define CONFIG_HOSTNAME unknown | |
8b3637c6 | 691 | #define CONFIG_ROOTPATH "/opt/nfsroot" |
b3f44c21 | 692 | #define CONFIG_BOOTFILE "uImage" |
07355700 | 693 | #define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */ |
9490a7f1 KG |
694 | |
695 | #define CONFIG_SERVERIP 192.168.1.1 | |
696 | #define CONFIG_GATEWAYIP 192.168.1.1 | |
697 | #define CONFIG_NETMASK 255.255.255.0 | |
698 | ||
699 | /* default location for tftp and bootm */ | |
700 | #define CONFIG_LOADADDR 1000000 | |
701 | ||
9490a7f1 KG |
702 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ |
703 | ||
704 | #define CONFIG_BAUDRATE 115200 | |
705 | ||
706 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
5368c55d MV |
707 | "netdev=eth0\0" \ |
708 | "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \ | |
709 | "tftpflash=tftpboot $loadaddr $uboot; " \ | |
710 | "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
711 | " +$filesize; " \ | |
712 | "erase " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
713 | " +$filesize; " \ | |
714 | "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
715 | " $filesize; " \ | |
716 | "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
717 | " +$filesize; " \ | |
718 | "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
719 | " $filesize\0" \ | |
720 | "consoledev=ttyS0\0" \ | |
721 | "ramdiskaddr=2000000\0" \ | |
722 | "ramdiskfile=8536ds/ramdisk.uboot\0" \ | |
b24a4f62 | 723 | "fdtaddr=1e00000\0" \ |
5368c55d MV |
724 | "fdtfile=8536ds/mpc8536ds.dtb\0" \ |
725 | "bdev=sda3\0" \ | |
726 | "hwconfig=usb1:dr_mode=host,phy_type=ulpi\0" | |
9490a7f1 KG |
727 | |
728 | #define CONFIG_HDBOOT \ | |
729 | "setenv bootargs root=/dev/$bdev rw " \ | |
730 | "console=$consoledev,$baudrate $othbootargs;" \ | |
731 | "tftp $loadaddr $bootfile;" \ | |
732 | "tftp $fdtaddr $fdtfile;" \ | |
733 | "bootm $loadaddr - $fdtaddr" | |
734 | ||
735 | #define CONFIG_NFSBOOTCOMMAND \ | |
736 | "setenv bootargs root=/dev/nfs rw " \ | |
737 | "nfsroot=$serverip:$rootpath " \ | |
738 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ | |
739 | "console=$consoledev,$baudrate $othbootargs;" \ | |
740 | "tftp $loadaddr $bootfile;" \ | |
741 | "tftp $fdtaddr $fdtfile;" \ | |
742 | "bootm $loadaddr - $fdtaddr" | |
743 | ||
744 | #define CONFIG_RAMBOOTCOMMAND \ | |
745 | "setenv bootargs root=/dev/ram rw " \ | |
746 | "console=$consoledev,$baudrate $othbootargs;" \ | |
747 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
748 | "tftp $loadaddr $bootfile;" \ | |
749 | "tftp $fdtaddr $fdtfile;" \ | |
750 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
751 | ||
752 | #define CONFIG_BOOTCOMMAND CONFIG_HDBOOT | |
753 | ||
754 | #endif /* __CONFIG_H */ |