]>
Commit | Line | Data |
---|---|---|
d9b94f28 | 1 | /* |
8b47d7ec | 2 | * Copyright 2004, 2007, 2010-2011 Freescale Semiconductor. |
d9b94f28 | 3 | * |
1a459660 | 4 | * SPDX-License-Identifier: GPL-2.0+ |
d9b94f28 JL |
5 | */ |
6 | ||
7 | /* | |
8 | * mpc8548cds board configuration file | |
9 | * | |
10 | * Please refer to doc/README.mpc85xxcds for more info. | |
11 | * | |
12 | */ | |
13 | #ifndef __CONFIG_H | |
14 | #define __CONFIG_H | |
15 | ||
16 | /* High Level Configuration Options */ | |
17 | #define CONFIG_BOOKE 1 /* BOOKE */ | |
18 | #define CONFIG_E500 1 /* BOOKE e500 family */ | |
d9b94f28 JL |
19 | #define CONFIG_MPC8548 1 /* MPC8548 specific */ |
20 | #define CONFIG_MPC8548CDS 1 /* MPC8548CDS board specific */ | |
21 | ||
2ae18241 WD |
22 | #ifndef CONFIG_SYS_TEXT_BASE |
23 | #define CONFIG_SYS_TEXT_BASE 0xfff80000 | |
24 | #endif | |
25 | ||
8b47d7ec KG |
26 | #define CONFIG_SYS_SRIO |
27 | #define CONFIG_SRIO1 /* SRIO port 1 */ | |
28 | ||
f2cff6b1 | 29 | #define CONFIG_PCI1 /* PCI controller 1 */ |
b38eaec5 | 30 | #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */ |
f2cff6b1 ES |
31 | #undef CONFIG_PCI2 |
32 | #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */ | |
842033e6 | 33 | #define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */ |
8ff3de61 | 34 | #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ |
0151cbac | 35 | #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ |
f2cff6b1 ES |
36 | |
37 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ | |
d9b94f28 | 38 | #define CONFIG_ENV_OVERWRITE |
f2cff6b1 | 39 | #define CONFIG_INTERRUPTS /* enable pci, srio, ddr interrupts */ |
2cfaa1aa | 40 | #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ |
d9b94f28 | 41 | |
25eedb2c | 42 | #define CONFIG_FSL_VIA |
25eedb2c | 43 | |
d9b94f28 JL |
44 | #ifndef __ASSEMBLY__ |
45 | extern unsigned long get_clock_freq(void); | |
46 | #endif | |
47 | #define CONFIG_SYS_CLK_FREQ get_clock_freq() /* sysclk for MPC85xx */ | |
48 | ||
49 | /* | |
50 | * These can be toggled for performance analysis, otherwise use default. | |
51 | */ | |
f2cff6b1 ES |
52 | #define CONFIG_L2_CACHE /* toggle L2 cache */ |
53 | #define CONFIG_BTB /* toggle branch predition */ | |
d9b94f28 JL |
54 | |
55 | /* | |
56 | * Only possible on E500 Version 2 or newer cores. | |
57 | */ | |
58 | #define CONFIG_ENABLE_36BIT_PHYS 1 | |
59 | ||
b76aef60 | 60 | #ifdef CONFIG_PHYS_64BIT |
61 | #define CONFIG_ADDR_MAP | |
62 | #define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */ | |
63 | #endif | |
64 | ||
6d0f6bcf JCPV |
65 | #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */ |
66 | #define CONFIG_SYS_MEMTEST_END 0x00400000 | |
d9b94f28 | 67 | |
e46fedfe TT |
68 | #define CONFIG_SYS_CCSRBAR 0xe0000000 |
69 | #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR | |
d9b94f28 | 70 | |
e31d2c1e | 71 | /* DDR Setup */ |
5614e71b | 72 | #define CONFIG_SYS_FSL_DDR2 |
e31d2c1e JL |
73 | #undef CONFIG_FSL_DDR_INTERACTIVE |
74 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/ | |
75 | #define CONFIG_DDR_SPD | |
e31d2c1e | 76 | |
867b06f4 | 77 | #define CONFIG_DDR_ECC |
9b0ad1b1 | 78 | #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */ |
e31d2c1e JL |
79 | #define CONFIG_MEM_INIT_VALUE 0xDeadBeef |
80 | ||
6d0f6bcf JCPV |
81 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ |
82 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
d9b94f28 | 83 | |
e31d2c1e JL |
84 | #define CONFIG_NUM_DDR_CONTROLLERS 1 |
85 | #define CONFIG_DIMM_SLOTS_PER_CTLR 1 | |
86 | #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR) | |
d9b94f28 | 87 | |
e31d2c1e JL |
88 | /* I2C addresses of SPD EEPROMs */ |
89 | #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */ | |
90 | ||
91 | /* Make sure required options are set */ | |
d9b94f28 JL |
92 | #ifndef CONFIG_SPD_EEPROM |
93 | #error ("CONFIG_SPD_EEPROM is required") | |
94 | #endif | |
95 | ||
96 | #undef CONFIG_CLOCKS_IN_MHZ | |
fff80975 | 97 | /* |
98 | * Physical Address Map | |
99 | * | |
100 | * 32bit: | |
101 | * 0x0000_0000 0x7fff_ffff DDR 2G cacheable | |
102 | * 0x8000_0000 0x9fff_ffff PCI1 MEM 512M cacheable | |
103 | * 0xa000_0000 0xbfff_ffff PCIe MEM 512M cacheable | |
104 | * 0xc000_0000 0xdfff_ffff RapidIO 512M cacheable | |
105 | * 0xe000_0000 0xe00f_ffff CCSR 1M non-cacheable | |
106 | * 0xe200_0000 0xe20f_ffff PCI1 IO 1M non-cacheable | |
107 | * 0xe300_0000 0xe30f_ffff PCIe IO 1M non-cacheable | |
108 | * 0xf000_0000 0xf3ff_ffff SDRAM 64M cacheable | |
109 | * 0xf800_0000 0xf80f_ffff NVRAM/CADMUS 1M non-cacheable | |
110 | * 0xff00_0000 0xff7f_ffff FLASH (2nd bank) 8M non-cacheable | |
111 | * 0xff80_0000 0xffff_ffff FLASH (boot bank) 8M non-cacheable | |
112 | * | |
b76aef60 | 113 | * 36bit: |
114 | * 0x00000_0000 0x07fff_ffff DDR 2G cacheable | |
115 | * 0xc0000_0000 0xc1fff_ffff PCI1 MEM 512M cacheable | |
116 | * 0xc2000_0000 0xc3fff_ffff PCIe MEM 512M cacheable | |
117 | * 0xc4000_0000 0xc5fff_ffff RapidIO 512M cacheable | |
118 | * 0xfe000_0000 0xfe00f_ffff CCSR 1M non-cacheable | |
119 | * 0xfe200_0000 0xfe20f_ffff PCI1 IO 1M non-cacheable | |
120 | * 0xfe300_0000 0xfe30f_ffff PCIe IO 1M non-cacheable | |
121 | * 0xff000_0000 0xff3ff_ffff SDRAM 64M cacheable | |
122 | * 0xff800_0000 0xff80f_ffff NVRAM/CADMUS 1M non-cacheable | |
123 | * 0xfff00_0000 0xfff7f_ffff FLASH (2nd bank) 8M non-cacheable | |
124 | * 0xfff80_0000 0xfffff_ffff FLASH (boot bank) 8M non-cacheable | |
125 | * | |
fff80975 | 126 | */ |
127 | ||
d9b94f28 JL |
128 | /* |
129 | * Local Bus Definitions | |
130 | */ | |
131 | ||
132 | /* | |
133 | * FLASH on the Local Bus | |
134 | * Two banks, 8M each, using the CFI driver. | |
135 | * Boot from BR0/OR0 bank at 0xff00_0000 | |
136 | * Alternate BR1/OR1 bank at 0xff80_0000 | |
137 | * | |
138 | * BR0, BR1: | |
139 | * Base address 0 = 0xff00_0000 = BR0[0:16] = 1111 1111 0000 0000 0 | |
140 | * Base address 1 = 0xff80_0000 = BR1[0:16] = 1111 1111 1000 0000 0 | |
141 | * Port Size = 16 bits = BRx[19:20] = 10 | |
142 | * Use GPCM = BRx[24:26] = 000 | |
143 | * Valid = BRx[31] = 1 | |
144 | * | |
f2cff6b1 ES |
145 | * 0 4 8 12 16 20 24 28 |
146 | * 1111 1111 1000 0000 0001 0000 0000 0001 = ff801001 BR0 | |
147 | * 1111 1111 0000 0000 0001 0000 0000 0001 = ff001001 BR1 | |
d9b94f28 JL |
148 | * |
149 | * OR0, OR1: | |
150 | * Addr Mask = 8M = ORx[0:16] = 1111 1111 1000 0000 0 | |
151 | * Reserved ORx[17:18] = 11, confusion here? | |
152 | * CSNT = ORx[20] = 1 | |
153 | * ACS = half cycle delay = ORx[21:22] = 11 | |
154 | * SCY = 6 = ORx[24:27] = 0110 | |
155 | * TRLX = use relaxed timing = ORx[29] = 1 | |
156 | * EAD = use external address latch delay = OR[31] = 1 | |
157 | * | |
f2cff6b1 ES |
158 | * 0 4 8 12 16 20 24 28 |
159 | * 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65 ORx | |
d9b94f28 JL |
160 | */ |
161 | ||
fff80975 | 162 | #define CONFIG_SYS_FLASH_BASE 0xff000000 /* start of FLASH 16M */ |
b76aef60 | 163 | #ifdef CONFIG_PHYS_64BIT |
164 | #define CONFIG_SYS_FLASH_BASE_PHYS 0xfff000000ull | |
165 | #else | |
fff80975 | 166 | #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE |
b76aef60 | 167 | #endif |
d9b94f28 | 168 | |
fff80975 | 169 | #define CONFIG_SYS_BR0_PRELIM \ |
7ee41107 | 170 | (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x800000) | BR_PS_16 | BR_V) |
fff80975 | 171 | #define CONFIG_SYS_BR1_PRELIM \ |
172 | (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V) | |
d9b94f28 | 173 | |
6d0f6bcf JCPV |
174 | #define CONFIG_SYS_OR0_PRELIM 0xff806e65 |
175 | #define CONFIG_SYS_OR1_PRELIM 0xff806e65 | |
d9b94f28 | 176 | |
fff80975 | 177 | #define CONFIG_SYS_FLASH_BANKS_LIST \ |
178 | {CONFIG_SYS_FLASH_BASE_PHYS + 0x800000, CONFIG_SYS_FLASH_BASE_PHYS} | |
6d0f6bcf JCPV |
179 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */ |
180 | #define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */ | |
181 | #undef CONFIG_SYS_FLASH_CHECKSUM | |
182 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ | |
183 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
d9b94f28 | 184 | |
14d0a02a | 185 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
d9b94f28 | 186 | |
00b1883a | 187 | #define CONFIG_FLASH_CFI_DRIVER |
6d0f6bcf JCPV |
188 | #define CONFIG_SYS_FLASH_CFI |
189 | #define CONFIG_SYS_FLASH_EMPTY_INFO | |
d9b94f28 | 190 | |
867b06f4 | 191 | #define CONFIG_HWCONFIG /* enable hwconfig */ |
d9b94f28 JL |
192 | |
193 | /* | |
194 | * SDRAM on the Local Bus | |
195 | */ | |
fff80975 | 196 | #define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */ |
b76aef60 | 197 | #ifdef CONFIG_PHYS_64BIT |
198 | #define CONFIG_SYS_LBC_SDRAM_BASE_PHYS 0xff0000000ull | |
199 | #else | |
fff80975 | 200 | #define CONFIG_SYS_LBC_SDRAM_BASE_PHYS CONFIG_SYS_LBC_SDRAM_BASE |
b76aef60 | 201 | #endif |
6d0f6bcf | 202 | #define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */ |
d9b94f28 JL |
203 | |
204 | /* | |
205 | * Base Register 2 and Option Register 2 configure SDRAM. | |
6d0f6bcf | 206 | * The SDRAM base address, CONFIG_SYS_LBC_SDRAM_BASE, is 0xf0000000. |
d9b94f28 JL |
207 | * |
208 | * For BR2, need: | |
209 | * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0 | |
210 | * port-size = 32-bits = BR2[19:20] = 11 | |
211 | * no parity checking = BR2[21:22] = 00 | |
212 | * SDRAM for MSEL = BR2[24:26] = 011 | |
213 | * Valid = BR[31] = 1 | |
214 | * | |
f2cff6b1 | 215 | * 0 4 8 12 16 20 24 28 |
d9b94f28 JL |
216 | * 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861 |
217 | * | |
6d0f6bcf | 218 | * FIXME: CONFIG_SYS_LBC_SDRAM_BASE should be masked and OR'ed into |
d9b94f28 JL |
219 | * FIXME: the top 17 bits of BR2. |
220 | */ | |
221 | ||
fff80975 | 222 | #define CONFIG_SYS_BR2_PRELIM \ |
223 | (BR_PHYS_ADDR(CONFIG_SYS_LBC_SDRAM_BASE_PHYS) \ | |
224 | | BR_PS_32 | (3<<BR_MSEL_SHIFT) | BR_V) | |
d9b94f28 JL |
225 | |
226 | /* | |
6d0f6bcf | 227 | * The SDRAM size in MB, CONFIG_SYS_LBC_SDRAM_SIZE, is 64. |
d9b94f28 JL |
228 | * |
229 | * For OR2, need: | |
230 | * 64MB mask for AM, OR2[0:7] = 1111 1100 | |
231 | * XAM, OR2[17:18] = 11 | |
232 | * 9 columns OR2[19-21] = 010 | |
f2cff6b1 | 233 | * 13 rows OR2[23-25] = 100 |
d9b94f28 JL |
234 | * EAD set for extra time OR[31] = 1 |
235 | * | |
f2cff6b1 | 236 | * 0 4 8 12 16 20 24 28 |
d9b94f28 JL |
237 | * 1111 1100 0000 0000 0110 1001 0000 0001 = fc006901 |
238 | */ | |
239 | ||
6d0f6bcf | 240 | #define CONFIG_SYS_OR2_PRELIM 0xfc006901 |
d9b94f28 | 241 | |
6d0f6bcf JCPV |
242 | #define CONFIG_SYS_LBC_LCRR 0x00030004 /* LB clock ratio reg */ |
243 | #define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */ | |
244 | #define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */ | |
245 | #define CONFIG_SYS_LBC_MRTPR 0x00000000 /* LB refresh timer prescal*/ | |
d9b94f28 | 246 | |
d9b94f28 JL |
247 | /* |
248 | * Common settings for all Local Bus SDRAM commands. | |
249 | * At run time, either BSMA1516 (for CPU 1.1) | |
f2cff6b1 | 250 | * or BSMA1617 (for CPU 1.0) (old) |
d9b94f28 JL |
251 | * is OR'ed in too. |
252 | */ | |
b0fe93ed KG |
253 | #define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \ |
254 | | LSDMR_PRETOACT7 \ | |
255 | | LSDMR_ACTTORW7 \ | |
256 | | LSDMR_BL8 \ | |
257 | | LSDMR_WRC4 \ | |
258 | | LSDMR_CL3 \ | |
259 | | LSDMR_RFEN \ | |
d9b94f28 JL |
260 | ) |
261 | ||
262 | /* | |
263 | * The CADMUS registers are connected to CS3 on CDS. | |
264 | * The new memory map places CADMUS at 0xf8000000. | |
265 | * | |
266 | * For BR3, need: | |
267 | * Base address of 0xf8000000 = BR[0:16] = 1111 1000 0000 0000 0 | |
268 | * port-size = 8-bits = BR[19:20] = 01 | |
269 | * no parity checking = BR[21:22] = 00 | |
f2cff6b1 ES |
270 | * GPMC for MSEL = BR[24:26] = 000 |
271 | * Valid = BR[31] = 1 | |
d9b94f28 | 272 | * |
f2cff6b1 | 273 | * 0 4 8 12 16 20 24 28 |
d9b94f28 JL |
274 | * 1111 1000 0000 0000 0000 1000 0000 0001 = f8000801 |
275 | * | |
276 | * For OR3, need: | |
f2cff6b1 | 277 | * 1 MB mask for AM, OR[0:16] = 1111 1111 1111 0000 0 |
d9b94f28 | 278 | * disable buffer ctrl OR[19] = 0 |
f2cff6b1 ES |
279 | * CSNT OR[20] = 1 |
280 | * ACS OR[21:22] = 11 | |
281 | * XACS OR[23] = 1 | |
d9b94f28 | 282 | * SCY 15 wait states OR[24:27] = 1111 max is suboptimal but safe |
f2cff6b1 ES |
283 | * SETA OR[28] = 0 |
284 | * TRLX OR[29] = 1 | |
285 | * EHTR OR[30] = 1 | |
286 | * EAD extra time OR[31] = 1 | |
d9b94f28 | 287 | * |
f2cff6b1 | 288 | * 0 4 8 12 16 20 24 28 |
d9b94f28 JL |
289 | * 1111 1111 1111 0000 0000 1111 1111 0111 = fff00ff7 |
290 | */ | |
291 | ||
25eedb2c JL |
292 | #define CONFIG_FSL_CADMUS |
293 | ||
d9b94f28 | 294 | #define CADMUS_BASE_ADDR 0xf8000000 |
b76aef60 | 295 | #ifdef CONFIG_PHYS_64BIT |
296 | #define CADMUS_BASE_ADDR_PHYS 0xff8000000ull | |
297 | #else | |
fff80975 | 298 | #define CADMUS_BASE_ADDR_PHYS CADMUS_BASE_ADDR |
b76aef60 | 299 | #endif |
fff80975 | 300 | #define CONFIG_SYS_BR3_PRELIM \ |
301 | (BR_PHYS_ADDR(CADMUS_BASE_ADDR_PHYS) | BR_PS_8 | BR_V) | |
6d0f6bcf | 302 | #define CONFIG_SYS_OR3_PRELIM 0xfff00ff7 |
d9b94f28 | 303 | |
6d0f6bcf JCPV |
304 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
305 | #define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */ | |
553f0982 | 306 | #define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */ |
f2cff6b1 | 307 | |
25ddd1fb | 308 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 309 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
d9b94f28 | 310 | |
6d0f6bcf | 311 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
867b06f4 | 312 | #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */ |
d9b94f28 JL |
313 | |
314 | /* Serial Port */ | |
f2cff6b1 | 315 | #define CONFIG_CONS_INDEX 2 |
6d0f6bcf JCPV |
316 | #define CONFIG_SYS_NS16550_SERIAL |
317 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
318 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
d9b94f28 | 319 | |
6d0f6bcf | 320 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
d9b94f28 JL |
321 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} |
322 | ||
6d0f6bcf JCPV |
323 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) |
324 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) | |
d9b94f28 | 325 | |
20476726 JL |
326 | /* |
327 | * I2C | |
328 | */ | |
00f792e0 HS |
329 | #define CONFIG_SYS_I2C |
330 | #define CONFIG_SYS_I2C_FSL | |
331 | #define CONFIG_SYS_FSL_I2C_SPEED 400000 | |
332 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
333 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 | |
334 | #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} } | |
d9b94f28 | 335 | |
e8d18541 TT |
336 | /* EEPROM */ |
337 | #define CONFIG_ID_EEPROM | |
6d0f6bcf JCPV |
338 | #define CONFIG_SYS_I2C_EEPROM_CCID |
339 | #define CONFIG_SYS_ID_EEPROM | |
340 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 | |
341 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 | |
e8d18541 | 342 | |
d9b94f28 JL |
343 | /* |
344 | * General PCI | |
362dd830 | 345 | * Memory space is mapped 1-1, but I/O space must start from 0. |
d9b94f28 | 346 | */ |
5af0fdd8 | 347 | #define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000 |
b76aef60 | 348 | #ifdef CONFIG_PHYS_64BIT |
349 | #define CONFIG_SYS_PCI1_MEM_BUS 0xe0000000 | |
350 | #define CONFIG_SYS_PCI1_MEM_PHYS 0xc00000000ull | |
351 | #else | |
10795f42 | 352 | #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000 |
5af0fdd8 | 353 | #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000 |
b76aef60 | 354 | #endif |
6d0f6bcf | 355 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 356 | #define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000 |
5f91ef6a | 357 | #define CONFIG_SYS_PCI1_IO_BUS 0x00000000 |
b76aef60 | 358 | #ifdef CONFIG_PHYS_64BIT |
359 | #define CONFIG_SYS_PCI1_IO_PHYS 0xfe2000000ull | |
360 | #else | |
6d0f6bcf | 361 | #define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000 |
b76aef60 | 362 | #endif |
6d0f6bcf | 363 | #define CONFIG_SYS_PCI1_IO_SIZE 0x00100000 /* 1M */ |
d9b94f28 | 364 | |
f2cff6b1 | 365 | #ifdef CONFIG_PCIE1 |
f5fa8f36 | 366 | #define CONFIG_SYS_PCIE1_NAME "Slot" |
5af0fdd8 | 367 | #define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000 |
b76aef60 | 368 | #ifdef CONFIG_PHYS_64BIT |
369 | #define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000 | |
370 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc20000000ull | |
371 | #else | |
10795f42 | 372 | #define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000 |
5af0fdd8 | 373 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000 |
b76aef60 | 374 | #endif |
6d0f6bcf | 375 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 376 | #define CONFIG_SYS_PCIE1_IO_VIRT 0xe3000000 |
5f91ef6a | 377 | #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 |
b76aef60 | 378 | #ifdef CONFIG_PHYS_64BIT |
379 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xfe3000000ull | |
380 | #else | |
6d0f6bcf | 381 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xe3000000 |
b76aef60 | 382 | #endif |
6d0f6bcf | 383 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x00100000 /* 1M */ |
f2cff6b1 | 384 | #endif |
d9b94f28 | 385 | |
41fb7e0f ZR |
386 | /* |
387 | * RapidIO MMU | |
388 | */ | |
fff80975 | 389 | #define CONFIG_SYS_SRIO1_MEM_VIRT 0xc0000000 |
b76aef60 | 390 | #ifdef CONFIG_PHYS_64BIT |
391 | #define CONFIG_SYS_SRIO1_MEM_PHYS 0xc40000000ull | |
392 | #else | |
fff80975 | 393 | #define CONFIG_SYS_SRIO1_MEM_PHYS 0xc0000000 |
b76aef60 | 394 | #endif |
8b47d7ec | 395 | #define CONFIG_SYS_SRIO1_MEM_SIZE 0x20000000 /* 512M */ |
d9b94f28 | 396 | |
7f3f2bd2 RV |
397 | #ifdef CONFIG_LEGACY |
398 | #define BRIDGE_ID 17 | |
399 | #define VIA_ID 2 | |
400 | #else | |
401 | #define BRIDGE_ID 28 | |
402 | #define VIA_ID 4 | |
403 | #endif | |
404 | ||
d9b94f28 JL |
405 | #if defined(CONFIG_PCI) |
406 | ||
f2cff6b1 | 407 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
d9b94f28 JL |
408 | |
409 | #undef CONFIG_EEPRO100 | |
410 | #undef CONFIG_TULIP | |
411 | ||
867b06f4 | 412 | #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ |
f2cff6b1 | 413 | |
d9b94f28 JL |
414 | #endif /* CONFIG_PCI */ |
415 | ||
d9b94f28 JL |
416 | #if defined(CONFIG_TSEC_ENET) |
417 | ||
d9b94f28 | 418 | #define CONFIG_MII 1 /* MII PHY management */ |
255a3577 KP |
419 | #define CONFIG_TSEC1 1 |
420 | #define CONFIG_TSEC1_NAME "eTSEC0" | |
421 | #define CONFIG_TSEC2 1 | |
422 | #define CONFIG_TSEC2_NAME "eTSEC1" | |
423 | #define CONFIG_TSEC3 1 | |
424 | #define CONFIG_TSEC3_NAME "eTSEC2" | |
f2cff6b1 | 425 | #define CONFIG_TSEC4 |
255a3577 | 426 | #define CONFIG_TSEC4_NAME "eTSEC3" |
d9b94f28 JL |
427 | #undef CONFIG_MPC85XX_FEC |
428 | ||
d3701228 | 429 | #define CONFIG_PHY_MARVELL |
430 | ||
d9b94f28 JL |
431 | #define TSEC1_PHY_ADDR 0 |
432 | #define TSEC2_PHY_ADDR 1 | |
433 | #define TSEC3_PHY_ADDR 2 | |
434 | #define TSEC4_PHY_ADDR 3 | |
d9b94f28 JL |
435 | |
436 | #define TSEC1_PHYIDX 0 | |
437 | #define TSEC2_PHYIDX 0 | |
438 | #define TSEC3_PHYIDX 0 | |
439 | #define TSEC4_PHYIDX 0 | |
3a79013e AF |
440 | #define TSEC1_FLAGS TSEC_GIGABIT |
441 | #define TSEC2_FLAGS TSEC_GIGABIT | |
442 | #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
443 | #define TSEC4_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
d9b94f28 JL |
444 | |
445 | /* Options are: eTSEC[0-3] */ | |
446 | #define CONFIG_ETHPRIME "eTSEC0" | |
f2cff6b1 | 447 | #define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */ |
d9b94f28 JL |
448 | #endif /* CONFIG_TSEC_ENET */ |
449 | ||
450 | /* | |
451 | * Environment | |
452 | */ | |
5a1aceb0 | 453 | #define CONFIG_ENV_IS_IN_FLASH 1 |
867b06f4 | 454 | #if CONFIG_SYS_MONITOR_BASE > 0xfff80000 |
455 | #define CONFIG_ENV_ADDR 0xfff80000 | |
456 | #else | |
457 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE) | |
458 | #endif | |
459 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K for env */ | |
0e8d1586 | 460 | #define CONFIG_ENV_SIZE 0x2000 |
d9b94f28 JL |
461 | |
462 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 463 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
d9b94f28 | 464 | |
659e2f67 JL |
465 | /* |
466 | * BOOTP options | |
467 | */ | |
468 | #define CONFIG_BOOTP_BOOTFILESIZE | |
469 | #define CONFIG_BOOTP_BOOTPATH | |
470 | #define CONFIG_BOOTP_GATEWAY | |
471 | #define CONFIG_BOOTP_HOSTNAME | |
472 | ||
2835e518 JL |
473 | /* |
474 | * Command line configuration. | |
475 | */ | |
1c9aa76b | 476 | #define CONFIG_CMD_IRQ |
199e262e | 477 | #define CONFIG_CMD_REGINFO |
2835e518 | 478 | |
d9b94f28 | 479 | #if defined(CONFIG_PCI) |
2835e518 | 480 | #define CONFIG_CMD_PCI |
d9b94f28 | 481 | #endif |
2835e518 | 482 | |
d9b94f28 JL |
483 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
484 | ||
485 | /* | |
486 | * Miscellaneous configurable options | |
487 | */ | |
6d0f6bcf | 488 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
5be58f5f KP |
489 | #define CONFIG_CMDLINE_EDITING /* Command-line editing */ |
490 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ | |
6d0f6bcf | 491 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
2835e518 | 492 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 493 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
d9b94f28 | 494 | #else |
6d0f6bcf | 495 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
d9b94f28 | 496 | #endif |
6d0f6bcf JCPV |
497 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
498 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
499 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
d9b94f28 JL |
500 | |
501 | /* | |
502 | * For booting Linux, the board info and command line data | |
a832ac41 | 503 | * have to be in the first 64 MB of memory, since this is |
d9b94f28 JL |
504 | * the maximum mapped by the Linux kernel during initialization. |
505 | */ | |
a832ac41 KG |
506 | #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/ |
507 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ | |
d9b94f28 | 508 | |
2835e518 | 509 | #if defined(CONFIG_CMD_KGDB) |
d9b94f28 | 510 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
d9b94f28 JL |
511 | #endif |
512 | ||
513 | /* | |
514 | * Environment Configuration | |
515 | */ | |
d9b94f28 | 516 | #if defined(CONFIG_TSEC_ENET) |
10327dc5 | 517 | #define CONFIG_HAS_ETH0 |
d9b94f28 | 518 | #define CONFIG_HAS_ETH1 |
d9b94f28 | 519 | #define CONFIG_HAS_ETH2 |
09f3e09e | 520 | #define CONFIG_HAS_ETH3 |
d9b94f28 JL |
521 | #endif |
522 | ||
f2cff6b1 | 523 | #define CONFIG_IPADDR 192.168.1.253 |
d9b94f28 | 524 | |
f2cff6b1 | 525 | #define CONFIG_HOSTNAME unknown |
8b3637c6 | 526 | #define CONFIG_ROOTPATH "/nfsroot" |
b3f44c21 | 527 | #define CONFIG_BOOTFILE "8548cds/uImage.uboot" |
f2cff6b1 | 528 | #define CONFIG_UBOOTPATH 8548cds/u-boot.bin /* TFTP server */ |
d9b94f28 | 529 | |
f2cff6b1 | 530 | #define CONFIG_SERVERIP 192.168.1.1 |
d9b94f28 | 531 | #define CONFIG_GATEWAYIP 192.168.1.1 |
f2cff6b1 | 532 | #define CONFIG_NETMASK 255.255.255.0 |
d9b94f28 | 533 | |
f2cff6b1 | 534 | #define CONFIG_LOADADDR 1000000 /*default location for tftp and bootm*/ |
d9b94f28 | 535 | |
f2cff6b1 | 536 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs*/ |
d9b94f28 JL |
537 | |
538 | #define CONFIG_BAUDRATE 115200 | |
539 | ||
867b06f4 | 540 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
541 | "hwconfig=fsl_ddr:ecc=off\0" \ | |
542 | "netdev=eth0\0" \ | |
5368c55d | 543 | "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \ |
867b06f4 | 544 | "tftpflash=tftpboot $loadaddr $uboot; " \ |
5368c55d MV |
545 | "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \ |
546 | " +$filesize; " \ | |
547 | "erase " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
548 | " +$filesize; " \ | |
549 | "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
550 | " $filesize; " \ | |
551 | "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
552 | " +$filesize; " \ | |
553 | "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
554 | " $filesize\0" \ | |
867b06f4 | 555 | "consoledev=ttyS1\0" \ |
556 | "ramdiskaddr=2000000\0" \ | |
557 | "ramdiskfile=ramdisk.uboot\0" \ | |
b24a4f62 | 558 | "fdtaddr=1e00000\0" \ |
867b06f4 | 559 | "fdtfile=mpc8548cds.dtb\0" |
f2cff6b1 ES |
560 | |
561 | #define CONFIG_NFSBOOTCOMMAND \ | |
562 | "setenv bootargs root=/dev/nfs rw " \ | |
563 | "nfsroot=$serverip:$rootpath " \ | |
d9b94f28 | 564 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ |
f2cff6b1 ES |
565 | "console=$consoledev,$baudrate $othbootargs;" \ |
566 | "tftp $loadaddr $bootfile;" \ | |
4bf4abb8 ES |
567 | "tftp $fdtaddr $fdtfile;" \ |
568 | "bootm $loadaddr - $fdtaddr" | |
8272dc2f | 569 | |
d9b94f28 | 570 | #define CONFIG_RAMBOOTCOMMAND \ |
f2cff6b1 ES |
571 | "setenv bootargs root=/dev/ram rw " \ |
572 | "console=$consoledev,$baudrate $othbootargs;" \ | |
573 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
574 | "tftp $loadaddr $bootfile;" \ | |
4bf4abb8 ES |
575 | "tftp $fdtaddr $fdtfile;" \ |
576 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
f2cff6b1 ES |
577 | |
578 | #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND | |
d9b94f28 JL |
579 | |
580 | #endif /* __CONFIG_H */ |