]>
Commit | Line | Data |
---|---|---|
67431059 AF |
1 | /* |
2 | * Copyright 2004-2007 Freescale Semiconductor. | |
3 | * | |
4 | * See file CREDITS for list of people who contributed to this | |
5 | * project. | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU General Public License as | |
9 | * published by the Free Software Foundation; either version 2 of | |
10 | * the License, or (at your option) any later version. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
15 | * GNU General Public License for more details. | |
16 | * | |
17 | * You should have received a copy of the GNU General Public License | |
18 | * along with this program; if not, write to the Free Software | |
19 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
20 | * MA 02111-1307 USA | |
21 | */ | |
22 | ||
23 | /* | |
24 | * mpc8568mds board configuration file | |
25 | */ | |
26 | #ifndef __CONFIG_H | |
27 | #define __CONFIG_H | |
28 | ||
29 | /* High Level Configuration Options */ | |
30 | #define CONFIG_BOOKE 1 /* BOOKE */ | |
da9d4610 | 31 | #define CONFIG_E500 1 /* BOOKE e500 family */ |
67431059 AF |
32 | #define CONFIG_MPC85xx 1 /* MPC8540/60/55/41/48/68 */ |
33 | #define CONFIG_MPC8568 1 /* MPC8568 specific */ | |
34 | #define CONFIG_MPC8568MDS 1 /* MPC8568MDS board specific */ | |
35 | ||
1563f56e HW |
36 | #define CONFIG_PCI 1 /* Enable PCI/PCIE */ |
37 | #define CONFIG_PCI1 1 /* PCI controller */ | |
38 | #define CONFIG_PCIE1 1 /* PCIE controller */ | |
39 | #define CONFIG_FSL_PCI_INIT 1 /* use common fsl pci init code */ | |
8ff3de61 | 40 | #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ |
0151cbac | 41 | #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ |
53677ef1 | 42 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ |
b96c83d4 | 43 | #define CONFIG_QE /* Enable QE */ |
67431059 | 44 | #define CONFIG_ENV_OVERWRITE |
4d3521cc | 45 | #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ |
67431059 AF |
46 | |
47 | /* | |
48 | * When initializing flash, if we cannot find the manufacturer ID, | |
49 | * assume this is the AMD flash associated with the MDS board. | |
50 | * This allows booting from a promjet. | |
51 | */ | |
52 | #define CONFIG_ASSUME_AMD_FLASH | |
53 | ||
67431059 AF |
54 | #ifndef __ASSEMBLY__ |
55 | extern unsigned long get_clock_freq(void); | |
56 | #endif /*Replace a call to get_clock_freq (after it is implemented)*/ | |
57 | #define CONFIG_SYS_CLK_FREQ 66000000 /*TODO: restore if wanting to read from BCSR: get_clock_freq()*/ /* sysclk for MPC85xx */ | |
58 | ||
59 | /* | |
60 | * These can be toggled for performance analysis, otherwise use default. | |
61 | */ | |
53677ef1 | 62 | #define CONFIG_L2_CACHE /* toggle L2 cache */ |
7a1ac419 | 63 | #define CONFIG_BTB /* toggle branch predition */ |
67431059 AF |
64 | |
65 | /* | |
66 | * Only possible on E500 Version 2 or newer cores. | |
67 | */ | |
68 | #define CONFIG_ENABLE_36BIT_PHYS 1 | |
69 | ||
70 | ||
71 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */ | |
72 | ||
6d0f6bcf JCPV |
73 | #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */ |
74 | #define CONFIG_SYS_MEMTEST_END 0x00400000 | |
67431059 AF |
75 | |
76 | /* | |
77 | * Base addresses -- Note these are effective addresses where the | |
78 | * actual resources get mapped (not physical addresses) | |
79 | */ | |
6d0f6bcf JCPV |
80 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 /* CCSRBAR Default */ |
81 | #define CONFIG_SYS_CCSRBAR 0xe0000000 /* relocated CCSRBAR */ | |
82 | #define CONFIG_SYS_CCSRBAR_PHYS CONFIG_SYS_CCSRBAR /* physical addr of CCSRBAR */ | |
83 | #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses CONFIG_SYS_IMMR */ | |
67431059 | 84 | |
6d0f6bcf JCPV |
85 | #define CONFIG_SYS_PCI1_ADDR (CONFIG_SYS_CCSRBAR+0x8000) |
86 | #define CONFIG_SYS_PCIE1_ADDR (CONFIG_SYS_CCSRBAR+0xa000) | |
1563f56e | 87 | |
e6f5b35b JL |
88 | /* DDR Setup */ |
89 | #define CONFIG_FSL_DDR2 | |
90 | #undef CONFIG_FSL_DDR_INTERACTIVE | |
91 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/ | |
92 | #define CONFIG_DDR_SPD | |
93 | #define CONFIG_DDR_DLL /* possible DLL fix needed */ | |
9b0ad1b1 | 94 | #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */ |
e6f5b35b JL |
95 | |
96 | #define CONFIG_MEM_INIT_VALUE 0xDeadBeef | |
97 | ||
6d0f6bcf JCPV |
98 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ |
99 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
67431059 | 100 | |
e6f5b35b JL |
101 | #define CONFIG_NUM_DDR_CONTROLLERS 1 |
102 | #define CONFIG_DIMM_SLOTS_PER_CTLR 1 | |
103 | #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR) | |
67431059 | 104 | |
e6f5b35b JL |
105 | /* I2C addresses of SPD EEPROMs */ |
106 | #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */ | |
107 | ||
108 | /* Make sure required options are set */ | |
67431059 AF |
109 | #ifndef CONFIG_SPD_EEPROM |
110 | #error ("CONFIG_SPD_EEPROM is required") | |
111 | #endif | |
112 | ||
113 | #undef CONFIG_CLOCKS_IN_MHZ | |
114 | ||
67431059 AF |
115 | /* |
116 | * Local Bus Definitions | |
117 | */ | |
118 | ||
119 | /* | |
120 | * FLASH on the Local Bus | |
121 | * Two banks, 8M each, using the CFI driver. | |
122 | * Boot from BR0/OR0 bank at 0xff00_0000 | |
123 | * Alternate BR1/OR1 bank at 0xff80_0000 | |
124 | * | |
125 | * BR0, BR1: | |
126 | * Base address 0 = 0xff00_0000 = BR0[0:16] = 1111 1111 0000 0000 0 | |
127 | * Base address 1 = 0xff80_0000 = BR1[0:16] = 1111 1111 1000 0000 0 | |
128 | * Port Size = 16 bits = BRx[19:20] = 10 | |
129 | * Use GPCM = BRx[24:26] = 000 | |
130 | * Valid = BRx[31] = 1 | |
131 | * | |
132 | * 0 4 8 12 16 20 24 28 | |
133 | * 1111 1111 1000 0000 0001 0000 0000 0001 = ff801001 BR0 | |
134 | * 1111 1111 0000 0000 0001 0000 0000 0001 = ff001001 BR1 | |
135 | * | |
136 | * OR0, OR1: | |
137 | * Addr Mask = 8M = ORx[0:16] = 1111 1111 1000 0000 0 | |
138 | * Reserved ORx[17:18] = 11, confusion here? | |
139 | * CSNT = ORx[20] = 1 | |
140 | * ACS = half cycle delay = ORx[21:22] = 11 | |
141 | * SCY = 6 = ORx[24:27] = 0110 | |
142 | * TRLX = use relaxed timing = ORx[29] = 1 | |
143 | * EAD = use external address latch delay = OR[31] = 1 | |
144 | * | |
145 | * 0 4 8 12 16 20 24 28 | |
146 | * 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65 ORx | |
147 | */ | |
6d0f6bcf | 148 | #define CONFIG_SYS_BCSR_BASE 0xf8000000 |
67431059 | 149 | |
6d0f6bcf | 150 | #define CONFIG_SYS_FLASH_BASE 0xfe000000 /* start of FLASH 32M */ |
67431059 AF |
151 | |
152 | /*Chip select 0 - Flash*/ | |
6d0f6bcf JCPV |
153 | #define CONFIG_SYS_BR0_PRELIM 0xfe001001 |
154 | #define CONFIG_SYS_OR0_PRELIM 0xfe006ff7 | |
67431059 AF |
155 | |
156 | /*Chip slelect 1 - BCSR*/ | |
6d0f6bcf JCPV |
157 | #define CONFIG_SYS_BR1_PRELIM 0xf8000801 |
158 | #define CONFIG_SYS_OR1_PRELIM 0xffffe9f7 | |
67431059 | 159 | |
6d0f6bcf JCPV |
160 | /*#define CONFIG_SYS_FLASH_BANKS_LIST {0xff800000, CONFIG_SYS_FLASH_BASE} */ |
161 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ | |
162 | #define CONFIG_SYS_MAX_FLASH_SECT 512 /* sectors per device */ | |
163 | #undef CONFIG_SYS_FLASH_CHECKSUM | |
164 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ | |
165 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
67431059 | 166 | |
6d0f6bcf | 167 | #define CONFIG_SYS_MONITOR_BASE TEXT_BASE /* start of monitor */ |
67431059 | 168 | |
00b1883a | 169 | #define CONFIG_FLASH_CFI_DRIVER |
6d0f6bcf JCPV |
170 | #define CONFIG_SYS_FLASH_CFI |
171 | #define CONFIG_SYS_FLASH_EMPTY_INFO | |
67431059 AF |
172 | |
173 | ||
174 | /* | |
175 | * SDRAM on the LocalBus | |
176 | */ | |
6d0f6bcf JCPV |
177 | #define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */ |
178 | #define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */ | |
67431059 AF |
179 | |
180 | ||
181 | /*Chip select 2 - SDRAM*/ | |
6d0f6bcf JCPV |
182 | #define CONFIG_SYS_BR2_PRELIM 0xf0001861 |
183 | #define CONFIG_SYS_OR2_PRELIM 0xfc006901 | |
67431059 | 184 | |
6d0f6bcf JCPV |
185 | #define CONFIG_SYS_LBC_LCRR 0x00030004 /* LB clock ratio reg */ |
186 | #define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */ | |
187 | #define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */ | |
188 | #define CONFIG_SYS_LBC_MRTPR 0x00000000 /* LB refresh timer prescal*/ | |
67431059 AF |
189 | |
190 | /* | |
191 | * LSDMR masks | |
192 | */ | |
6d0f6bcf JCPV |
193 | #define CONFIG_SYS_LBC_LSDMR_RFEN (1 << (31 - 1)) |
194 | #define CONFIG_SYS_LBC_LSDMR_BSMA1516 (3 << (31 - 10)) | |
195 | #define CONFIG_SYS_LBC_LSDMR_BSMA1617 (4 << (31 - 10)) | |
196 | #define CONFIG_SYS_LBC_LSDMR_RFCR16 (7 << (31 - 16)) | |
197 | #define CONFIG_SYS_LBC_LSDMR_PRETOACT7 (7 << (31 - 19)) | |
198 | #define CONFIG_SYS_LBC_LSDMR_ACTTORW7 (7 << (31 - 22)) | |
199 | #define CONFIG_SYS_LBC_LSDMR_ACTTORW6 (6 << (31 - 22)) | |
200 | #define CONFIG_SYS_LBC_LSDMR_BL8 (1 << (31 - 23)) | |
201 | #define CONFIG_SYS_LBC_LSDMR_WRC4 (0 << (31 - 27)) | |
202 | #define CONFIG_SYS_LBC_LSDMR_CL3 (3 << (31 - 31)) | |
203 | ||
204 | #define CONFIG_SYS_LBC_LSDMR_OP_NORMAL (0 << (31 - 4)) | |
205 | #define CONFIG_SYS_LBC_LSDMR_OP_ARFRSH (1 << (31 - 4)) | |
206 | #define CONFIG_SYS_LBC_LSDMR_OP_SRFRSH (2 << (31 - 4)) | |
207 | #define CONFIG_SYS_LBC_LSDMR_OP_MRW (3 << (31 - 4)) | |
208 | #define CONFIG_SYS_LBC_LSDMR_OP_PRECH (4 << (31 - 4)) | |
209 | #define CONFIG_SYS_LBC_LSDMR_OP_PCHALL (5 << (31 - 4)) | |
210 | #define CONFIG_SYS_LBC_LSDMR_OP_ACTBNK (6 << (31 - 4)) | |
211 | #define CONFIG_SYS_LBC_LSDMR_OP_RWINV (7 << (31 - 4)) | |
67431059 AF |
212 | |
213 | /* | |
214 | * Common settings for all Local Bus SDRAM commands. | |
215 | * At run time, either BSMA1516 (for CPU 1.1) | |
216 | * or BSMA1617 (for CPU 1.0) (old) | |
217 | * is OR'ed in too. | |
218 | */ | |
6d0f6bcf JCPV |
219 | #define CONFIG_SYS_LBC_LSDMR_COMMON ( CONFIG_SYS_LBC_LSDMR_RFCR16 \ |
220 | | CONFIG_SYS_LBC_LSDMR_PRETOACT7 \ | |
221 | | CONFIG_SYS_LBC_LSDMR_ACTTORW7 \ | |
222 | | CONFIG_SYS_LBC_LSDMR_BL8 \ | |
223 | | CONFIG_SYS_LBC_LSDMR_WRC4 \ | |
224 | | CONFIG_SYS_LBC_LSDMR_CL3 \ | |
225 | | CONFIG_SYS_LBC_LSDMR_RFEN \ | |
67431059 AF |
226 | ) |
227 | ||
228 | /* | |
229 | * The bcsr registers are connected to CS3 on MDS. | |
230 | * The new memory map places bcsr at 0xf8000000. | |
231 | * | |
232 | * For BR3, need: | |
233 | * Base address of 0xf8000000 = BR[0:16] = 1111 1000 0000 0000 0 | |
234 | * port-size = 8-bits = BR[19:20] = 01 | |
235 | * no parity checking = BR[21:22] = 00 | |
236 | * GPMC for MSEL = BR[24:26] = 000 | |
237 | * Valid = BR[31] = 1 | |
238 | * | |
239 | * 0 4 8 12 16 20 24 28 | |
240 | * 1111 1000 0000 0000 0000 1000 0000 0001 = f8000801 | |
241 | * | |
242 | * For OR3, need: | |
243 | * 1 MB mask for AM, OR[0:16] = 1111 1111 1111 0000 0 | |
244 | * disable buffer ctrl OR[19] = 0 | |
245 | * CSNT OR[20] = 1 | |
246 | * ACS OR[21:22] = 11 | |
247 | * XACS OR[23] = 1 | |
248 | * SCY 15 wait states OR[24:27] = 1111 max is suboptimal but safe | |
249 | * SETA OR[28] = 0 | |
250 | * TRLX OR[29] = 1 | |
251 | * EHTR OR[30] = 1 | |
252 | * EAD extra time OR[31] = 1 | |
253 | * | |
254 | * 0 4 8 12 16 20 24 28 | |
255 | * 1111 1111 1111 0000 0000 1111 1111 0111 = fff00ff7 | |
256 | */ | |
6d0f6bcf | 257 | #define CONFIG_SYS_BCSR (0xf8000000) |
67431059 AF |
258 | |
259 | /*Chip slelect 4 - PIB*/ | |
6d0f6bcf JCPV |
260 | #define CONFIG_SYS_BR4_PRELIM 0xf8008801 |
261 | #define CONFIG_SYS_OR4_PRELIM 0xffffe9f7 | |
67431059 AF |
262 | |
263 | /*Chip select 5 - PIB*/ | |
6d0f6bcf JCPV |
264 | #define CONFIG_SYS_BR5_PRELIM 0xf8010801 |
265 | #define CONFIG_SYS_OR5_PRELIM 0xffff69f7 | |
67431059 | 266 | |
6d0f6bcf JCPV |
267 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
268 | #define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */ | |
269 | #define CONFIG_SYS_INIT_RAM_END 0x4000 /* End of used area in RAM */ | |
67431059 | 270 | |
6d0f6bcf JCPV |
271 | #define CONFIG_SYS_GBL_DATA_SIZE 128 /* num bytes initial data */ |
272 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) | |
273 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
67431059 | 274 | |
6d0f6bcf JCPV |
275 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
276 | #define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ | |
67431059 AF |
277 | |
278 | /* Serial Port */ | |
279 | #define CONFIG_CONS_INDEX 1 | |
280 | #undef CONFIG_SERIAL_SOFTWARE_FIFO | |
6d0f6bcf JCPV |
281 | #define CONFIG_SYS_NS16550 |
282 | #define CONFIG_SYS_NS16550_SERIAL | |
283 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
284 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
67431059 | 285 | |
6d0f6bcf | 286 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
67431059 AF |
287 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} |
288 | ||
6d0f6bcf JCPV |
289 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) |
290 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) | |
67431059 AF |
291 | |
292 | /* Use the HUSH parser*/ | |
6d0f6bcf JCPV |
293 | #define CONFIG_SYS_HUSH_PARSER |
294 | #ifdef CONFIG_SYS_HUSH_PARSER | |
295 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
67431059 AF |
296 | #endif |
297 | ||
298 | /* pass open firmware flat tree */ | |
c480861b KG |
299 | #define CONFIG_OF_LIBFDT 1 |
300 | #define CONFIG_OF_BOARD_SETUP 1 | |
301 | #define CONFIG_OF_STDOUT_VIA_ALIAS 1 | |
67431059 | 302 | |
6d0f6bcf JCPV |
303 | #define CONFIG_SYS_64BIT_VSPRINTF 1 |
304 | #define CONFIG_SYS_64BIT_STRTOUL 1 | |
e6f5b35b | 305 | |
67431059 AF |
306 | /* |
307 | * I2C | |
308 | */ | |
309 | #define CONFIG_FSL_I2C /* Use FSL common I2C driver */ | |
310 | #define CONFIG_HARD_I2C /* I2C with hardware support*/ | |
311 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
c59e4091 HW |
312 | #define CONFIG_I2C_MULTI_BUS |
313 | #define CONFIG_I2C_CMD_TREE | |
6d0f6bcf JCPV |
314 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ |
315 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x52 | |
316 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
317 | #define CONFIG_SYS_I2C_NOPROBES {{0,0x69}} /* Don't probe these addrs */ | |
318 | #define CONFIG_SYS_I2C_OFFSET 0x3000 | |
319 | #define CONFIG_SYS_I2C2_OFFSET 0x3100 | |
67431059 AF |
320 | |
321 | /* | |
322 | * General PCI | |
323 | * Memory Addresses are mapped 1-1. I/O is mapped from 0 | |
324 | */ | |
5af0fdd8 | 325 | #define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000 |
10795f42 | 326 | #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000 |
5af0fdd8 | 327 | #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000 |
6d0f6bcf | 328 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 329 | #define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000 |
5f91ef6a | 330 | #define CONFIG_SYS_PCI1_IO_BUS 0x00000000 |
6d0f6bcf JCPV |
331 | #define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000 |
332 | #define CONFIG_SYS_PCI1_IO_SIZE 0x00800000 /* 8M */ | |
333 | ||
5af0fdd8 | 334 | #define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000 |
10795f42 | 335 | #define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000 |
5af0fdd8 | 336 | #define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000 |
6d0f6bcf | 337 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 338 | #define CONFIG_SYS_PCIE1_IO_VIRT 0xe2800000 |
5f91ef6a | 339 | #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000 |
6d0f6bcf JCPV |
340 | #define CONFIG_SYS_PCIE1_IO_PHYS 0xe2800000 |
341 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x00800000 /* 8M */ | |
342 | ||
5af0fdd8 | 343 | #define CONFIG_SYS_SRIO_MEM_VIRT 0xc0000000 |
10795f42 | 344 | #define CONFIG_SYS_SRIO_MEM_BUS 0xc0000000 |
a6e04c34 | 345 | #define CONFIG_SYS_SRIO_MEM_PHYS 0xc0000000 |
67431059 | 346 | |
da9d4610 AF |
347 | #ifdef CONFIG_QE |
348 | /* | |
349 | * QE UEC ethernet configuration | |
350 | */ | |
351 | #define CONFIG_UEC_ETH | |
352 | #ifndef CONFIG_TSEC_ENET | |
b96c83d4 | 353 | #define CONFIG_ETHPRIME "FSL UEC0" |
da9d4610 AF |
354 | #endif |
355 | #define CONFIG_PHY_MODE_NEED_CHANGE | |
356 | #define CONFIG_eTSEC_MDIO_BUS | |
357 | ||
358 | #ifdef CONFIG_eTSEC_MDIO_BUS | |
53677ef1 | 359 | #define CONFIG_MIIM_ADDRESS 0xE0024520 |
da9d4610 AF |
360 | #endif |
361 | ||
362 | #define CONFIG_UEC_ETH1 /* GETH1 */ | |
363 | ||
364 | #ifdef CONFIG_UEC_ETH1 | |
6d0f6bcf JCPV |
365 | #define CONFIG_SYS_UEC1_UCC_NUM 0 /* UCC1 */ |
366 | #define CONFIG_SYS_UEC1_RX_CLK QE_CLK_NONE | |
367 | #define CONFIG_SYS_UEC1_TX_CLK QE_CLK16 | |
368 | #define CONFIG_SYS_UEC1_ETH_TYPE GIGA_ETH | |
369 | #define CONFIG_SYS_UEC1_PHY_ADDR 7 | |
370 | #define CONFIG_SYS_UEC1_INTERFACE_MODE ENET_1000_RGMII_ID | |
da9d4610 AF |
371 | #endif |
372 | ||
373 | #define CONFIG_UEC_ETH2 /* GETH2 */ | |
374 | ||
375 | #ifdef CONFIG_UEC_ETH2 | |
6d0f6bcf JCPV |
376 | #define CONFIG_SYS_UEC2_UCC_NUM 1 /* UCC2 */ |
377 | #define CONFIG_SYS_UEC2_RX_CLK QE_CLK_NONE | |
378 | #define CONFIG_SYS_UEC2_TX_CLK QE_CLK16 | |
379 | #define CONFIG_SYS_UEC2_ETH_TYPE GIGA_ETH | |
380 | #define CONFIG_SYS_UEC2_PHY_ADDR 1 | |
381 | #define CONFIG_SYS_UEC2_INTERFACE_MODE ENET_1000_RGMII_ID | |
da9d4610 AF |
382 | #endif |
383 | #endif /* CONFIG_QE */ | |
384 | ||
f30ad49b HW |
385 | #if defined(CONFIG_PCI) |
386 | ||
387 | #define CONFIG_NET_MULTI | |
53677ef1 | 388 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
f30ad49b | 389 | |
67431059 AF |
390 | #undef CONFIG_EEPRO100 |
391 | #undef CONFIG_TULIP | |
392 | ||
393 | #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
6d0f6bcf | 394 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */ |
67431059 AF |
395 | |
396 | #endif /* CONFIG_PCI */ | |
397 | ||
67431059 | 398 | #ifndef CONFIG_NET_MULTI |
53677ef1 | 399 | #define CONFIG_NET_MULTI 1 |
67431059 AF |
400 | #endif |
401 | ||
da9d4610 AF |
402 | #if defined(CONFIG_TSEC_ENET) |
403 | ||
67431059 | 404 | #define CONFIG_MII 1 /* MII PHY management */ |
255a3577 KP |
405 | #define CONFIG_TSEC1 1 |
406 | #define CONFIG_TSEC1_NAME "eTSEC0" | |
407 | #define CONFIG_TSEC2 1 | |
408 | #define CONFIG_TSEC2_NAME "eTSEC1" | |
67431059 AF |
409 | |
410 | #define TSEC1_PHY_ADDR 2 | |
411 | #define TSEC2_PHY_ADDR 3 | |
412 | ||
413 | #define TSEC1_PHYIDX 0 | |
414 | #define TSEC2_PHYIDX 0 | |
415 | ||
3a79013e AF |
416 | #define TSEC1_FLAGS TSEC_GIGABIT |
417 | #define TSEC2_FLAGS TSEC_GIGABIT | |
418 | ||
b96c83d4 | 419 | /* Options are: eTSEC[0-1] */ |
67431059 AF |
420 | #define CONFIG_ETHPRIME "eTSEC0" |
421 | ||
422 | #endif /* CONFIG_TSEC_ENET */ | |
423 | ||
424 | /* | |
425 | * Environment | |
426 | */ | |
5a1aceb0 | 427 | #define CONFIG_ENV_IS_IN_FLASH 1 |
6d0f6bcf | 428 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000) |
0e8d1586 JCPV |
429 | #define CONFIG_ENV_SECT_SIZE 0x40000 /* 256K(one sector) for env */ |
430 | #define CONFIG_ENV_SIZE 0x2000 | |
67431059 AF |
431 | |
432 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 433 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
67431059 | 434 | |
2835e518 | 435 | |
079a136c JL |
436 | /* |
437 | * BOOTP options | |
438 | */ | |
439 | #define CONFIG_BOOTP_BOOTFILESIZE | |
440 | #define CONFIG_BOOTP_BOOTPATH | |
441 | #define CONFIG_BOOTP_GATEWAY | |
442 | #define CONFIG_BOOTP_HOSTNAME | |
443 | ||
444 | ||
2835e518 JL |
445 | /* |
446 | * Command line configuration. | |
447 | */ | |
448 | #include <config_cmd_default.h> | |
449 | ||
450 | #define CONFIG_CMD_PING | |
451 | #define CONFIG_CMD_I2C | |
452 | #define CONFIG_CMD_MII | |
82ac8c97 | 453 | #define CONFIG_CMD_ELF |
1c9aa76b KG |
454 | #define CONFIG_CMD_IRQ |
455 | #define CONFIG_CMD_SETEXPR | |
2835e518 | 456 | |
67431059 | 457 | #if defined(CONFIG_PCI) |
2835e518 | 458 | #define CONFIG_CMD_PCI |
67431059 | 459 | #endif |
2835e518 | 460 | |
67431059 AF |
461 | |
462 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
463 | ||
464 | /* | |
465 | * Miscellaneous configurable options | |
466 | */ | |
6d0f6bcf | 467 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
22abb2d2 | 468 | #define CONFIG_CMDLINE_EDITING /* Command-line editing */ |
6d0f6bcf JCPV |
469 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
470 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
2835e518 | 471 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 472 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
67431059 | 473 | #else |
6d0f6bcf | 474 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
67431059 | 475 | #endif |
6d0f6bcf JCPV |
476 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
477 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
478 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
479 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */ | |
67431059 AF |
480 | |
481 | /* | |
482 | * For booting Linux, the board info and command line data | |
483 | * have to be in the first 8 MB of memory, since this is | |
484 | * the maximum mapped by the Linux kernel during initialization. | |
485 | */ | |
6d0f6bcf | 486 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux*/ |
67431059 | 487 | |
67431059 AF |
488 | /* |
489 | * Internal Definitions | |
490 | * | |
491 | * Boot Flags | |
492 | */ | |
493 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
494 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
495 | ||
2835e518 | 496 | #if defined(CONFIG_CMD_KGDB) |
67431059 AF |
497 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
498 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
499 | #endif | |
500 | ||
501 | /* | |
502 | * Environment Configuration | |
503 | */ | |
504 | ||
505 | /* The mac addresses for all ethernet interface */ | |
da9d4610 AF |
506 | #if defined(CONFIG_TSEC_ENET) || defined(CONFIG_UEC_ETH) |
507 | #define CONFIG_HAS_ETH0 | |
67431059 AF |
508 | #define CONFIG_ETHADDR 00:E0:0C:00:00:FD |
509 | #define CONFIG_HAS_ETH1 | |
510 | #define CONFIG_ETH1ADDR 00:E0:0C:00:01:FD | |
511 | #define CONFIG_HAS_ETH2 | |
512 | #define CONFIG_ETH2ADDR 00:E0:0C:00:02:FD | |
da9d4610 AF |
513 | #define CONFIG_HAS_ETH3 |
514 | #define CONFIG_ETH3ADDR 00:E0:0C:00:03:FD | |
67431059 AF |
515 | #endif |
516 | ||
517 | #define CONFIG_IPADDR 192.168.1.253 | |
518 | ||
519 | #define CONFIG_HOSTNAME unknown | |
520 | #define CONFIG_ROOTPATH /nfsroot | |
521 | #define CONFIG_BOOTFILE your.uImage | |
522 | ||
523 | #define CONFIG_SERVERIP 192.168.1.1 | |
524 | #define CONFIG_GATEWAYIP 192.168.1.1 | |
525 | #define CONFIG_NETMASK 255.255.255.0 | |
526 | ||
527 | #define CONFIG_LOADADDR 200000 /*default location for tftp and bootm*/ | |
528 | ||
529 | #define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */ | |
530 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs*/ | |
531 | ||
532 | #define CONFIG_BAUDRATE 115200 | |
533 | ||
534 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
535 | "netdev=eth0\0" \ | |
536 | "consoledev=ttyS0\0" \ | |
537 | "ramdiskaddr=600000\0" \ | |
538 | "ramdiskfile=your.ramdisk.u-boot\0" \ | |
539 | "fdtaddr=400000\0" \ | |
540 | "fdtfile=your.fdt.dtb\0" \ | |
541 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
542 | "nfsroot=$serverip:$rootpath " \ | |
543 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ | |
544 | "console=$consoledev,$baudrate $othbootargs\0" \ | |
545 | "ramargs=setenv bootargs root=/dev/ram rw " \ | |
546 | "console=$consoledev,$baudrate $othbootargs\0" \ | |
547 | ||
548 | ||
549 | #define CONFIG_NFSBOOTCOMMAND \ | |
550 | "run nfsargs;" \ | |
551 | "tftp $loadaddr $bootfile;" \ | |
552 | "tftp $fdtaddr $fdtfile;" \ | |
553 | "bootm $loadaddr - $fdtaddr" | |
554 | ||
555 | ||
556 | #define CONFIG_RAMBOOTCOMMAND \ | |
557 | "run ramargs;" \ | |
558 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
559 | "tftp $loadaddr $bootfile;" \ | |
560 | "bootm $loadaddr $ramdiskaddr" | |
561 | ||
562 | #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND | |
563 | ||
564 | #endif /* __CONFIG_H */ |