]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/TQM5200.h
mpc5xxx: Remove all references to MGT5100
[people/ms/u-boot.git] / include / configs / TQM5200.h
CommitLineData
56523f12 1/*
8f0b7cbe 2 * (C) Copyright 2003-2005
56523f12
WD
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
45a212c4 5 * (C) Copyright 2004-2006
56523f12
WD
6 * Martin Krause, TQ-Systems GmbH, martin.krause@tqs.de
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
56523f12
WD
30/*
31 * High Level Configuration Options
32 * (easy to change)
33 */
34
5078cce8
WD
35#define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */
36#define CONFIG_MPC5200 1 /* (more precisely an MPC5200 CPU) */
37#define CONFIG_TQM5200 1 /* ... on TQM5200 module */
38#undef CONFIG_TQM5200_REV100 /* define for revision 100 modules */
56523f12 39
5196a7a0 40/* On a Cameron or on a FO300 board or ... */
6d3bc9b8 41#if !defined(CONFIG_CAM5200) && !defined(CONFIG_FO300)
5078cce8
WD
42#define CONFIG_STK52XX 1 /* ... on a STK52XX board */
43#endif
44
6d0f6bcf 45#define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */
56523f12 46
1636d1c8 47#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
5078cce8 48#define BOOTFLAG_WARM 0x02 /* Software reboot */
56523f12 49
31d82672
BB
50#define CONFIG_HIGH_BATS 1 /* High BATs supported */
51
56523f12
WD
52/*
53 * Serial console configuration
54 */
5078cce8
WD
55#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
56#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
6d0f6bcf 57#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
bef92e21 58#define CONFIG_BOOTCOUNT_LIMIT 1
56523f12 59
6d3bc9b8 60#ifdef CONFIG_FO300
6d0f6bcf 61#define CONFIG_SYS_DEVICE_NULLDEV 1 /* enable null device */
6d3bc9b8
MB
62#define CONFIG_SILENT_CONSOLE 1 /* enable silent startup */
63#define CONFIG_BOARD_EARLY_INIT_F 1 /* used to detect S1 switch position */
ddde6b7c 64#define CONFIG_USB_BIN_FIXUP 1 /* for a buggy USB device */
6d3bc9b8
MB
65#if 0
66#define FO300_SILENT_CONSOLE_WHEN_S1_CLOSED 1 /* silent console on PSC1 when S1 */
67 /* switch is closed */
68#endif
69
70#undef FO300_SILENT_CONSOLE_WHEN_S1_CLOSED /* silent console on PSC1 when S1 */
71 /* switch is open */
5196a7a0 72#endif /* CONFIG_FO300 */
6d3bc9b8 73
7e6bf358
WD
74#ifdef CONFIG_STK52XX
75#define CONFIG_PS2KBD /* AT-PS/2 Keyboard */
76#define CONFIG_PS2MULT /* .. on PS/2 Multiplexer */
77#define CONFIG_PS2SERIAL 6 /* .. on PSC6 */
6d0f6bcf 78#define CONFIG_PS2MULT_DELAY (CONFIG_SYS_HZ/2) /* Initial delay */
7e6bf358
WD
79#define CONFIG_BOARD_EARLY_INIT_R
80#endif /* CONFIG_STK52XX */
56523f12 81
56523f12
WD
82/*
83 * PCI Mapping:
84 * 0x40000000 - 0x4fffffff - PCI Memory
85 * 0x50000000 - 0x50ffffff - PCI IO Space
86 */
7e6bf358
WD
87#ifdef CONFIG_STK52XX
88#define CONFIG_PCI 1
56523f12 89#define CONFIG_PCI_PNP 1
31a64923 90/* #define CONFIG_PCI_SCAN_SHOW 1 */
56523f12
WD
91
92#define CONFIG_PCI_MEM_BUS 0x40000000
93#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
94#define CONFIG_PCI_MEM_SIZE 0x10000000
95
96#define CONFIG_PCI_IO_BUS 0x50000000
97#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
98#define CONFIG_PCI_IO_SIZE 0x01000000
99
100#define CONFIG_NET_MULTI 1
cd65a3dc 101#define CONFIG_EEPRO100 1
6d0f6bcf 102#define CONFIG_SYS_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */
56523f12 103#define CONFIG_NS8382X 1
83e40ba7 104#endif /* CONFIG_STK52XX */
56523f12 105
8f0b7cbe
WD
106/*
107 * Video console
108 */
5078cce8 109#ifndef CONFIG_TQM5200S /* No graphics controller on TQM5200S */
8f0b7cbe
WD
110#define CONFIG_VIDEO
111#define CONFIG_VIDEO_SM501
112#define CONFIG_VIDEO_SM501_32BPP
113#define CONFIG_CFB_CONSOLE
114#define CONFIG_VIDEO_LOGO
6d3bc9b8
MB
115
116#ifndef CONFIG_FO300
8f0b7cbe 117#define CONFIG_CONSOLE_EXTRA_INFO
6d3bc9b8
MB
118#else
119#define CONFIG_VIDEO_BMP_LOGO
120#endif
121
122#define CONFIG_VGA_AS_SINGLE_DEVICE
8f0b7cbe
WD
123#define CONFIG_VIDEO_SW_CURSOR
124#define CONFIG_SPLASH_SCREEN
6d0f6bcf 125#define CONFIG_SYS_CONSOLE_IS_IN_ENV
6d3bc9b8 126#endif /* #ifndef CONFIG_TQM5200S */
56523f12 127
56523f12
WD
128
129/* Partitions */
89c02e2c 130#define CONFIG_MAC_PARTITION
56523f12 131#define CONFIG_DOS_PARTITION
8f0b7cbe 132#define CONFIG_ISO_PARTITION
56523f12
WD
133
134/* USB */
6d3bc9b8 135#if defined(CONFIG_STK52XX) || defined(CONFIG_FO300)
7b59b3c7 136#define CONFIG_USB_OHCI_NEW
6d0f6bcf 137#define CONFIG_SYS_OHCI_BE_CONTROLLER
56523f12 138#define CONFIG_USB_STORAGE
afaac86f
WD
139#define CONFIG_CMD_FAT
140#define CONFIG_CMD_USB
53e336e9 141
6d0f6bcf
JCPV
142#undef CONFIG_SYS_USB_OHCI_BOARD_INIT
143#define CONFIG_SYS_USB_OHCI_CPU_INIT
144#define CONFIG_SYS_USB_OHCI_REGS_BASE MPC5XXX_USB
145#define CONFIG_SYS_USB_OHCI_SLOT_NAME "mpc5200"
146#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
53e336e9 147
56523f12
WD
148#endif
149
135ae006 150#ifndef CONFIG_CAM5200
56523f12 151/* POST support */
6d0f6bcf
JCPV
152#define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
153 CONFIG_SYS_POST_CPU | \
154 CONFIG_SYS_POST_I2C)
5078cce8 155#endif
56523f12
WD
156
157#ifdef CONFIG_POST
56523f12
WD
158/* preserve space for the post_word at end of on-chip SRAM */
159#define MPC5XXX_SRAM_POST_SIZE MPC5XXX_SRAM_SIZE-4
56523f12
WD
160#endif
161
56523f12
WD
162
163/*
a1aa0bb5 164 * BOOTP options
56523f12 165 */
a1aa0bb5
JL
166#define CONFIG_BOOTP_BOOTFILESIZE
167#define CONFIG_BOOTP_BOOTPATH
168#define CONFIG_BOOTP_GATEWAY
169#define CONFIG_BOOTP_HOSTNAME
170
171
56523f12 172/*
2694690e 173 * Command line configuration.
56523f12 174 */
2694690e
JL
175#include <config_cmd_default.h>
176
177#define CONFIG_CMD_ASKENV
178#define CONFIG_CMD_DATE
179#define CONFIG_CMD_DHCP
180#define CONFIG_CMD_EEPROM
181#define CONFIG_CMD_I2C
182#define CONFIG_CMD_JFFS2
183#define CONFIG_CMD_MII
184#define CONFIG_CMD_NFS
185#define CONFIG_CMD_PING
2694690e
JL
186#define CONFIG_CMD_REGINFO
187#define CONFIG_CMD_SNTP
188#define CONFIG_CMD_BSP
189
190#ifdef CONFIG_VIDEO
191 #define CONFIG_CMD_BMP
192#endif
193
194#ifdef CONFIG_PCI
2b2a587d 195#define CONFIG_CMD_PCI
f33fca22 196#define CONFIG_PCIAUTO_SKIP_HOST_BRIDGE 1
2694690e
JL
197#endif
198
199#if defined(CONFIG_MINIFAP) || defined(CONFIG_STK52XX) || defined(CONFIG_FO300)
200 #define CONFIG_CMD_IDE
201 #define CONFIG_CMD_FAT
202 #define CONFIG_CMD_EXT2
203#endif
204
205#if defined(CONFIG_STK52XX) || defined(CONFIG_FO300)
206 #define CONFIG_CFG_USB
207 #define CONFIG_CFG_FAT
208#endif
209
af075ee9
JL
210#ifdef CONFIG_POST
211 #define CONFIG_CMD_DIAG
212#endif
213
56523f12 214
151ab83a
WD
215#define CONFIG_TIMESTAMP /* display image timestamps */
216
5078cce8 217#if (TEXT_BASE != 0xFFF00000)
6d0f6bcf 218# define CONFIG_SYS_LOWBOOT 1 /* Boot low */
56523f12
WD
219#endif
220
221/*
222 * Autobooting
223 */
224#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
225
81050926 226#define CONFIG_PREBOOT "echo;" \
4c4aca81 227 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
56523f12
WD
228 "echo"
229
230#undef CONFIG_BOOTARGS
231
6d0f6bcf 232#if defined(CONFIG_TQM5200_B) && !defined(CONFIG_SYS_LOWBOOT)
78d620eb
WD
233# define ENV_UPDT \
234 "update=protect off FFF00000 +${filesize};" \
235 "erase FFF00000 +${filesize};" \
5078cce8 236 "cp.b 200000 FFF00000 ${filesize};" \
78d620eb
WD
237 "protect on FFF00000 +${filesize}\0"
238#else /* default lowboot configuration */
6d3bc9b8 239# define ENV_UPDT \
78d620eb
WD
240 "update=protect off FC000000 +${filesize};" \
241 "erase FC000000 +${filesize};" \
6d3bc9b8 242 "cp.b 200000 FC000000 ${filesize};" \
78d620eb
WD
243 "protect on FC000000 +${filesize}\0"
244#endif
5078cce8 245
e1f601b5 246#if defined(CONFIG_TQM5200)
6abaee42 247#define CUSTOM_ENV_SETTINGS \
e1f601b5 248 "hostname=tqm5200\0" \
6abaee42 249 "bootfile=/tftpboot/tqm5200/uImage\0" \
8f8416fa 250 "fdt_file=/tftpboot/tqm5200/tqm5200.dtb\0" \
6abaee42 251 "u-boot=/tftpboot/tqm5200/u-boot.bin\0"
e1f601b5 252#elif defined(CONFIG_CAM5200)
1636d1c8 253#define CUSTOM_ENV_SETTINGS \
6abaee42
RT
254 "bootfile=cam5200/uImage\0" \
255 "u-boot=cam5200/u-boot.bin\0" \
74de7aef 256 "setup=tftp 200000 cam5200/setup.img; source 200000\0"
6abaee42
RT
257#endif
258
a5cc5555
MK
259#if defined(CONFIG_TQM5200_B)
260#define ENV_FLASH_LAYOUT \
261 "fdt_addr=FC100000\0" \
262 "kernel_addr=FC140000\0" \
263 "ramdisk_addr=FC600000\0"
264#else /* !CONFIG_TQM5200_B */
265#define ENV_FLASH_LAYOUT \
266 "fdt_addr=FC0A0000\0" \
267 "kernel_addr=FC0C0000\0" \
268 "ramdisk_addr=FC300000\0"
269#endif
270
81050926 271#define CONFIG_EXTRA_ENV_SETTINGS \
56523f12 272 "netdev=eth0\0" \
e1f601b5 273 "console=ttyPSC0\0" \
a5cc5555 274 ENV_FLASH_LAYOUT \
d78791ae
BS
275 "kernel_addr_r=400000\0" \
276 "fdt_addr_r=600000\0" \
89c02e2c 277 "rootpath=/opt/eldk/ppc_6xx\0" \
56523f12 278 "ramargs=setenv bootargs root=/dev/ram rw\0" \
56523f12 279 "nfsargs=setenv bootargs root=/dev/nfs rw " \
fe126d8b
WD
280 "nfsroot=${serverip}:${rootpath}\0" \
281 "addip=setenv bootargs ${bootargs} " \
282 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
283 ":${hostname}:${netdev}:off panic=1\0" \
5078cce8 284 "addcons=setenv bootargs ${bootargs} " \
8f8416fa 285 "console=${console},${baudrate}\0" \
e1f601b5 286 "flash_self_old=sete console ttyS0; run ramargs addip addcons;" \
fe126d8b 287 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
e1f601b5
BS
288 "flash_self=run ramargs addip addcons;" \
289 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
290 "flash_nfs_old=sete console ttyS0; run nfsargs addip addcons;" \
fe126d8b 291 "bootm ${kernel_addr}\0" \
e1f601b5 292 "flash_nfs=run nfsargs addip addcons;" \
8f8416fa 293 "bootm ${kernel_addr} - ${fdt_addr}\0" \
e1f601b5
BS
294 "net_nfs_old=tftp ${kernel_addr_r} ${bootfile};" \
295 "sete console ttyS0; run nfsargs addip addcons;bootm\0" \
296 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
297 "tftp ${fdt_addr_r} ${fdt_file}; " \
298 "run nfsargs addip addcons; " \
299 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
6abaee42 300 CUSTOM_ENV_SETTINGS \
5078cce8
WD
301 "load=tftp 200000 ${u-boot}\0" \
302 ENV_UPDT \
7e6bf358 303 ""
56523f12
WD
304
305#define CONFIG_BOOTCOMMAND "run net_nfs"
306
307/*
308 * IPB Bus clocking configuration.
309 */
6d0f6bcf 310#define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
56523f12 311
6d0f6bcf 312#if defined(CONFIG_SYS_IPBCLK_EQUALS_XLBCLK) && !defined(CONFIG_CAM5200)
56523f12
WD
313/*
314 * PCI Bus clocking configuration
315 *
316 * Actually a PCI Clock of 66 MHz is only set (in cpu_init.c) if
6d0f6bcf 317 * CONFIG_SYS_IPBCLK_EQUALS_XLBCLK is defined. This is because a PCI Clock of
c99512d6 318 * 66 MHz yet hasn't been tested with a IPB Bus Clock of 66 MHz.
56523f12 319 */
6d0f6bcf 320#define CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2 /* define for 66MHz speed */
56523f12
WD
321#endif
322
323/*
324 * I2C configuration
325 */
326#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
8f0b7cbe 327#ifdef CONFIG_TQM5200_REV100
6d0f6bcf 328#define CONFIG_SYS_I2C_MODULE 1 /* Select I2C module #1 for rev. 100 board */
56523f12 329#else
6d0f6bcf 330#define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #2 for all other revs */
56523f12
WD
331#endif
332
333/*
334 * I2C clock frequency
335 *
336 * Please notice, that the resulting clock frequency could differ from the
337 * configured value. This is because the I2C clock is derived from system
338 * clock over a frequency divider with only a few divider values. U-boot
6d0f6bcf 339 * calculates the best approximation for CONFIG_SYS_I2C_SPEED. However the calculated
56523f12
WD
340 * approximation allways lies below the configured value, never above.
341 */
6d0f6bcf
JCPV
342#define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */
343#define CONFIG_SYS_I2C_SLAVE 0x7F
56523f12
WD
344
345/*
346 * EEPROM configuration for onboard EEPROM M24C32 (M24C64 should work
347 * also). For other EEPROMs configuration should be verified. On Mini-FAP the
348 * EEPROM (24C64) is on the same I2C address (but on other I2C bus), so the
349 * same configuration could be used.
350 */
6d0f6bcf
JCPV
351#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* 1010000x */
352#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
353#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* =32 Bytes per write */
354#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
56523f12
WD
355
356/*
357 * HW-Monitor configuration on Mini-FAP
358 */
359#if defined (CONFIG_MINIFAP)
6d0f6bcf 360#define CONFIG_SYS_I2C_HWMON_ADDR 0x2C
56523f12
WD
361#endif
362
363/* List of I2C addresses to be verified by POST */
56523f12
WD
364#if defined (CONFIG_MINIFAP)
365#undef I2C_ADDR_LIST
6d0f6bcf
JCPV
366#define I2C_ADDR_LIST { CONFIG_SYS_I2C_EEPROM_ADDR, \
367 CONFIG_SYS_I2C_HWMON_ADDR, \
368 CONFIG_SYS_I2C_SLAVE }
56523f12
WD
369#endif
370
371/*
372 * Flash configuration
373 */
6d0f6bcf 374#define CONFIG_SYS_FLASH_BASE 0xFC000000
56523f12 375
d9384de2 376#if defined(CONFIG_CAM5200) && defined(CONFIG_CAM5200_NIOSFLASH)
6d0f6bcf 377#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max num of flash banks
7299712c 378 (= chip selects) */
6d0f6bcf
JCPV
379#define CONFIG_SYS_FLASH_WORD_SIZE unsigned int /* main flash device with */
380#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
381#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
382
383#define CONFIG_SYS_FLASH_ADDR0 0x555
384#define CONFIG_SYS_FLASH_ADDR1 0x2AA
385#define CONFIG_SYS_FLASH_2ND_16BIT_DEV 1 /* NIOS flash is a 16bit device */
386#define CONFIG_SYS_MAX_FLASH_SECT 128
d9384de2
MB
387#else
388/* use CFI flash driver */
6d0f6bcf 389#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
00b1883a 390#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
6d0f6bcf
JCPV
391#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_BOOTCS_START }
392#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks
d9384de2 393 (= chip selects) */
6d0f6bcf 394#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
d9384de2 395#endif
7299712c 396
6d0f6bcf
JCPV
397#define CONFIG_SYS_FLASH_EMPTY_INFO
398#define CONFIG_SYS_FLASH_SIZE 0x04000000 /* 64 MByte */
399#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
56523f12 400
135ae006 401#if defined (CONFIG_CAM5200)
6d0f6bcf 402# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00040000)
5078cce8 403#elif defined(CONFIG_TQM5200_B)
6d0f6bcf 404# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00080000)
45a212c4 405#else
6d0f6bcf 406# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00060000)
5078cce8
WD
407#endif
408
d534f5cc 409/* Dynamic MTD partition support */
68d7d651 410#define CONFIG_CMD_MTDPARTS
942556a9
SR
411#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
412#define CONFIG_FLASH_CFI_MTD
d534f5cc 413#define MTDIDS_DEFAULT "nor0=TQM5200-0"
5078cce8
WD
414
415#ifdef CONFIG_STK52XX
416# if defined(CONFIG_TQM5200_B)
6d0f6bcf 417# if defined(CONFIG_SYS_LOWBOOT)
5078cce8 418# define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:1m(firmware)," \
a5cc5555
MK
419 "256k(dtb)," \
420 "2304k(kernel)," \
421 "2560k(small-fs)," \
45a212c4 422 "2m(initrd)," \
5078cce8
WD
423 "8m(misc)," \
424 "16m(big-fs)"
425# else /* highboot */
426# define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:2560k(kernel)," \
427 "3584k(small-fs)," \
428 "2m(initrd)," \
429 "8m(misc)," \
430 "15m(big-fs)," \
431 "1m(firmware)"
6d0f6bcf 432# endif /* CONFIG_SYS_LOWBOOT */
5078cce8
WD
433# else /* !CONFIG_TQM5200_B */
434# define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:640k(firmware)," \
e1f601b5
BS
435 "128k(dtb)," \
436 "2304k(kernel)," \
d534f5cc
WD
437 "2m(initrd)," \
438 "4m(small-fs)," \
5078cce8 439 "8m(misc)," \
e1f601b5 440 "15m(big-fs)"
5078cce8 441# endif /* CONFIG_TQM5200_B */
135ae006 442#elif defined (CONFIG_CAM5200)
5078cce8
WD
443# define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:768k(firmware)," \
444 "1792k(kernel)," \
7299712c
MB
445 "5632k(rootfs)," \
446 "24m(home)"
6d3bc9b8
MB
447#elif defined (CONFIG_FO300)
448# define MTDPARTS_DEFAULT "mtdparts=TQM5200-0:640k(firmware)," \
449 "1408k(kernel)," \
450 "2m(initrd)," \
451 "4m(small-fs)," \
452 "8m(misc)," \
453 "16m(big-fs)"
5078cce8
WD
454#else
455# error "Unknown Carrier Board"
456#endif /* CONFIG_STK52XX */
56523f12
WD
457
458/*
459 * Environment settings
460 */
5a1aceb0 461#define CONFIG_ENV_IS_IN_FLASH 1
0e8d1586 462#define CONFIG_ENV_SIZE 0x4000 /* 16 k - keep small for fast booting */
78d620eb 463#if defined(CONFIG_TQM5200_B) || defined (CONFIG_CAM5200)
0e8d1586 464#define CONFIG_ENV_SECT_SIZE 0x40000
45a212c4 465#else
0e8d1586 466#define CONFIG_ENV_SECT_SIZE 0x20000
5078cce8 467#endif /* CONFIG_TQM5200_B */
0e8d1586
JCPV
468#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
469#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
56523f12
WD
470
471/*
472 * Memory map
473 */
6d0f6bcf
JCPV
474#define CONFIG_SYS_MBAR 0xF0000000
475#define CONFIG_SYS_SDRAM_BASE 0x00000000
476#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
56523f12
WD
477
478/* Use ON-Chip SRAM until RAM will be available */
6d0f6bcf 479#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
56523f12
WD
480#ifdef CONFIG_POST
481/* preserve space for the post_word at end of on-chip SRAM */
6d0f6bcf 482#define CONFIG_SYS_INIT_RAM_END MPC5XXX_SRAM_POST_SIZE
56523f12 483#else
6d0f6bcf 484#define CONFIG_SYS_INIT_RAM_END MPC5XXX_SRAM_SIZE
56523f12
WD
485#endif
486
487
6d0f6bcf
JCPV
488#define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
489#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
490#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
56523f12 491
6d0f6bcf
JCPV
492#define CONFIG_SYS_MONITOR_BASE TEXT_BASE
493#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
494# define CONFIG_SYS_RAMBOOT 1
56523f12
WD
495#endif
496
135ae006 497#if defined (CONFIG_CAM5200)
6d0f6bcf 498# define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
5078cce8 499#elif defined(CONFIG_TQM5200_B)
6d0f6bcf 500# define CONFIG_SYS_MONITOR_LEN (512 << 10) /* Reserve 512 kB for Monitor */
45a212c4 501#else
6d0f6bcf 502# define CONFIG_SYS_MONITOR_LEN (384 << 10) /* Reserve 384 kB for Monitor */
5078cce8
WD
503#endif
504
6d0f6bcf
JCPV
505#define CONFIG_SYS_MALLOC_LEN (1024 << 10) /* Reserve 1024 kB for malloc() */
506#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
56523f12
WD
507
508/*
509 * Ethernet configuration
510 */
511#define CONFIG_MPC5xxx_FEC 1
86321fc1 512#define CONFIG_MPC5xxx_FEC_MII100
56523f12 513/*
86321fc1 514 * Define CONFIG_MPC5xxx_FEC_MII10 to force FEC at 10Mb
56523f12 515 */
86321fc1 516/* #define CONFIG_MPC5xxx_FEC_MII10 */
56523f12
WD
517#define CONFIG_PHY_ADDR 0x00
518
519/*
520 * GPIO configuration
521 *
7299712c
MB
522 * use CS1: Bit 0 (mask: 0x80000000):
523 * 1 -> Pin gpio_wkup_6 as second SDRAM chip select (mem_cs1).
56523f12 524 * use ALT CAN position: Bits 2-3 (mask: 0x30000000):
7299712c
MB
525 * 00 -> No Alternatives, CAN1/2 on PSC2 according to PSC2 setting.
526 * SPI on PSC3 according to PSC3 setting. Use for CAM5200.
527 * 01 -> CAN1 on I2C1, CAN2 on Tmr0/1.
528 * Use for REV200 STK52XX boards and FO300 boards. Do not use
529 * with REV100 modules (because, there I2C1 is used as I2C bus).
530 * use ATA: Bits 6-7 (mask 0x03000000):
531 * 00 -> No ATA chip selects, csb_4/5 used as normal chip selects.
532 * Use for CAM5200 board.
533 * 01 -> ATA cs0/1 on csb_4/5. Use for the remaining boards.
534 * use PSC6: Bits 9-11 (mask 0x00700000):
535 * 000 -> use PSC6_0 to PSC6_3 as GPIO, PSC6 could not be used as
536 * UART, CODEC or IrDA.
537 * GPIO on PSC6_3 is used in post_hotkeys_pressed() to
538 * enable extended POST tests.
539 * Use for MINI-FAP and TQM5200_IB boards.
540 * 101 -> use PSC6 as UART. Pins PSC6_0 to PSC6_3 are used.
541 * Extended POST test is not available.
542 * Use for STK52xx, FO300 and CAM5200 boards.
95c44ec4
DZ
543 * WARNING: When the extended POST is enabled, these bits will
544 * be overridden by this code as GPIOs!
7299712c
MB
545 * use PCI_DIS: Bit 16 (mask 0x00008000):
546 * 1 -> disable PCI controller (on CAM5200 board).
547 * use USB: Bits 18-19 (mask 0x00003000):
548 * 10 -> two UARTs (on FO300 and CAM5200).
549 * use PSC3: Bits 20-23 (mask: 0x00000f00):
550 * 0000 -> All PSC3 pins are GPIOs.
551 * 1100 -> UART/SPI (on FO300 board).
552 * 0100 -> UART (on CAM5200 board).
553 * use PSC2: Bits 25:27 (mask: 0x00000030):
554 * 000 -> All PSC2 pins are GPIOs.
555 * 100 -> UART (on CAM5200 board).
556 * 001 -> CAN1/2 on PSC2 pins.
95c44ec4 557 * Use for REV100 STK52xx boards
7299712c
MB
558 * 01x -> Use AC97 (on FO300 board).
559 * use PSC1: Bits 29-31 (mask: 0x00000007):
560 * 100 -> UART (on all boards).
56523f12
WD
561 */
562#if defined (CONFIG_MINIFAP)
6d0f6bcf 563# define CONFIG_SYS_GPS_PORT_CONFIG 0x91000004
7e6bf358 564#elif defined (CONFIG_STK52XX)
83e40ba7 565# if defined (CONFIG_STK52XX_REV100)
6d0f6bcf 566# define CONFIG_SYS_GPS_PORT_CONFIG 0x81500014
83e40ba7
WD
567# else /* STK52xx REV200 and above */
568# if defined (CONFIG_TQM5200_REV100)
569# error TQM5200 REV100 not supported on STK52XX REV200 or above
570# else/* TQM5200 REV200 and above */
6d0f6bcf 571# define CONFIG_SYS_GPS_PORT_CONFIG 0x91500404
83e40ba7 572# endif
8f0b7cbe 573# endif
6d3bc9b8 574#elif defined (CONFIG_FO300)
6d0f6bcf 575# define CONFIG_SYS_GPS_PORT_CONFIG 0x91502c24
7299712c 576#elif defined (CONFIG_CAM5200)
6d0f6bcf 577# define CONFIG_SYS_GPS_PORT_CONFIG 0x8050A444
83e40ba7 578#else /* TMQ5200 Inbetriebnahme-Board */
6d0f6bcf 579# define CONFIG_SYS_GPS_PORT_CONFIG 0x81000004
56523f12
WD
580#endif
581
582/*
583 * RTC configuration
584 */
4f562f14
WD
585#if defined (CONFIG_STK52XX) && !defined (CONFIG_STK52XX_REV100)
586# define CONFIG_RTC_M41T11 1
6d0f6bcf
JCPV
587# define CONFIG_SYS_I2C_RTC_ADDR 0x68
588# define CONFIG_SYS_M41T11_BASE_YEAR 1900 /* because Linux uses the same base
edd0b509 589 year */
4f562f14
WD
590#else
591# define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
592#endif
56523f12
WD
593
594/*
595 * Miscellaneous configurable options
596 */
6d0f6bcf
JCPV
597#define CONFIG_SYS_LONGHELP /* undef to save memory */
598#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
5078cce8 599
2751a95a 600#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
6d0f6bcf
JCPV
601#define CONFIG_SYS_HUSH_PARSER 1 /* use "hush" command parser */
602#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
5078cce8 603
6d0f6bcf 604#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
2694690e 605#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 606#define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
2694690e
JL
607#endif
608
609#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 610#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
56523f12 611#else
6d0f6bcf 612#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
56523f12 613#endif
6d0f6bcf
JCPV
614#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
615#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
616#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
56523f12
WD
617
618/* Enable an alternate, more extensive memory test */
6d0f6bcf 619#define CONFIG_SYS_ALT_MEMTEST
56523f12 620
6d0f6bcf
JCPV
621#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
622#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
56523f12 623
6d0f6bcf 624#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
56523f12 625
6d0f6bcf 626#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
56523f12
WD
627
628/*
a1aa0bb5 629 * Enable loopw command.
56523f12
WD
630 */
631#define CONFIG_LOOPW
632
633/*
634 * Various low-level settings
635 */
6d0f6bcf
JCPV
636#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
637#define CONFIG_SYS_HID0_FINAL HID0_ICE
56523f12 638
6d0f6bcf
JCPV
639#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
640#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
641#ifdef CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2
642#define CONFIG_SYS_BOOTCS_CFG 0x0008DF30 /* for pci_clk = 66 MHz */
56523f12 643#else
6d0f6bcf 644#define CONFIG_SYS_BOOTCS_CFG 0x0004DF30 /* for pci_clk = 33 MHz */
56523f12 645#endif
6d0f6bcf
JCPV
646#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
647#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
56523f12 648
7e6bf358 649#define CONFIG_LAST_STAGE_INIT
7e6bf358 650
56523f12
WD
651/*
652 * SRAM - Do not map below 2 GB in address space, because this area is used
653 * for SDRAM autosizing.
654 */
6d0f6bcf
JCPV
655#define CONFIG_SYS_CS2_START 0xE5000000
656#define CONFIG_SYS_CS2_SIZE 0x100000 /* 1 MByte */
657#define CONFIG_SYS_CS2_CFG 0x0004D930
56523f12
WD
658
659/*
660 * Grafic controller - Do not map below 2 GB in address space, because this
661 * area is used for SDRAM autosizing.
662 */
8f0b7cbe 663#define SM501_FB_BASE 0xE0000000
6d0f6bcf
JCPV
664#define CONFIG_SYS_CS1_START (SM501_FB_BASE)
665#define CONFIG_SYS_CS1_SIZE 0x4000000 /* 64 MByte */
666#define CONFIG_SYS_CS1_CFG 0x8F48FF70
667#define SM501_MMIO_BASE CONFIG_SYS_CS1_START + 0x03E00000
56523f12 668
6d0f6bcf
JCPV
669#define CONFIG_SYS_CS_BURST 0x00000000
670#define CONFIG_SYS_CS_DEADCYCLE 0x33333311 /* 1 dead cycle for flash and SM501 */
56523f12 671
7299712c 672#if defined(CONFIG_CAM5200)
6d0f6bcf
JCPV
673#define CONFIG_SYS_CS4_START 0xB0000000
674#define CONFIG_SYS_CS4_SIZE 0x00010000
675#define CONFIG_SYS_CS4_CFG 0x01019C10
7299712c 676
6d0f6bcf
JCPV
677#define CONFIG_SYS_CS5_START 0xD0000000
678#define CONFIG_SYS_CS5_SIZE 0x01208000
679#define CONFIG_SYS_CS5_CFG 0x1414BF10
7299712c
MB
680#endif
681
6d0f6bcf 682#define CONFIG_SYS_RESET_ADDRESS 0xff000000
56523f12
WD
683
684/*-----------------------------------------------------------------------
685 * USB stuff
686 *-----------------------------------------------------------------------
687 */
688#define CONFIG_USB_CLOCK 0x0001BBBB
689#define CONFIG_USB_CONFIG 0x00001000
690
691/*-----------------------------------------------------------------------
692 * IDE/ATA stuff Supports IDE harddisk
693 *-----------------------------------------------------------------------
694 */
695
81050926 696#undef CONFIG_IDE_8xx_PCCARD /* Use IDE with PC Card Adapter */
56523f12 697
81050926
WD
698#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
699#undef CONFIG_IDE_LED /* LED for ide not supported */
56523f12 700
81050926 701#define CONFIG_IDE_RESET /* reset for ide supported */
56523f12
WD
702#define CONFIG_IDE_PREINIT
703
6d0f6bcf
JCPV
704#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
705#define CONFIG_SYS_IDE_MAXDEVICE 2 /* max. 2 drives per IDE bus */
56523f12 706
6d0f6bcf 707#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
56523f12 708
6d0f6bcf 709#define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA
56523f12 710
95c44ec4 711/* Offset for data I/O */
6d0f6bcf 712#define CONFIG_SYS_ATA_DATA_OFFSET (0x0060)
56523f12 713
95c44ec4 714/* Offset for normal register accesses */
6d0f6bcf 715#define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET)
56523f12 716
95c44ec4 717/* Offset for alternate registers */
6d0f6bcf 718#define CONFIG_SYS_ATA_ALT_OFFSET (0x005C)
56523f12 719
95c44ec4 720/* Interval between registers */
6d0f6bcf 721#define CONFIG_SYS_ATA_STRIDE 4
56523f12 722
33af3e66 723/* Support ATAPI devices */
95c44ec4 724#define CONFIG_ATAPI 1
33af3e66 725
8f8416fa
BS
726/*-----------------------------------------------------------------------
727 * Open firmware flat tree support
728 *-----------------------------------------------------------------------
729 */
cf2817a8 730#define CONFIG_OF_LIBFDT 1
8f8416fa
BS
731#define CONFIG_OF_BOARD_SETUP 1
732
8f8416fa
BS
733#define OF_CPU "PowerPC,5200@0"
734#define OF_SOC "soc5200@f0000000"
735#define OF_TBCLK (bd->bi_busfreq / 4)
736#define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
737
56523f12 738#endif /* __CONFIG_H */