]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/highbank.h
Convert CONFIG_SYS_BOOTCOUNT_SINGLEWORD to Kconfig
[people/ms/u-boot.git] / include / configs / highbank.h
CommitLineData
37fc0ed2
RH
1/*
2 * Copyright 2010-2011 Calxeda, Inc.
3 *
1a459660 4 * SPDX-License-Identifier: GPL-2.0+
37fc0ed2
RH
5 */
6
7#ifndef __CONFIG_H
8#define __CONFIG_H
9
ac9ae133
RH
10#include <config_distro_defaults.h>
11
185a5bb0 12#define CONFIG_SYS_DCACHE_OFF
37fc0ed2 13
37fc0ed2
RH
14#define CONFIG_SYS_BOOTMAPSZ (16 << 20)
15
9df1bd41
RH
16#define CONFIG_SYS_TIMER_RATE (150000000/256)
17#define CONFIG_SYS_TIMER_COUNTER (0xFFF34000 + 0x4)
18#define CONFIG_SYS_TIMER_COUNTS_DOWN
19
37fc0ed2
RH
20/*
21 * Size of malloc() pool
22 */
23#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
24
37fc0ed2
RH
25#define CONFIG_PL011_CLOCK 150000000
26#define CONFIG_PL01x_PORTS { (void *)(0xFFF36000) }
27#define CONFIG_CONS_INDEX 0
28
0044c42e 29#define CONFIG_SYS_BOOTCOUNT_LE /* Use little-endian accessors */
877012df
RH
30#define CONFIG_SYS_BOOTCOUNT_ADDR 0xfff3cf0c
31
37fc0ed2 32#define CONFIG_MISC_INIT_R
37fc0ed2
RH
33#define CONFIG_SCSI_AHCI_PLAT
34#define CONFIG_SYS_SCSI_MAX_SCSI_ID 5
35#define CONFIG_SYS_SCSI_MAX_LUN 1
36#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
37 CONFIG_SYS_SCSI_MAX_LUN)
38
9a420986
RH
39#define CONFIG_CALXEDA_XGMAC
40
37fc0ed2
RH
41/*
42 * Command line configuration.
43 */
37fc0ed2 44
e1df283c
RH
45#define CONFIG_BOOT_RETRY_TIME -1
46#define CONFIG_RESET_TO_RETRY
d126e016 47
37fc0ed2
RH
48/*
49 * Miscellaneous configurable options
50 */
185a5bb0 51#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
37fc0ed2 52#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
37fc0ed2
RH
53
54#define CONFIG_SYS_LOAD_ADDR 0x800000
185a5bb0
RH
55#define CONFIG_SYS_64BIT_LBA
56
37fc0ed2
RH
57/*-----------------------------------------------------------------------
58 * Physical Memory Map
32b4a8a2 59 * The DRAM is already setup, so do not touch the DT node later.
37fc0ed2 60 */
32b4a8a2 61#define CONFIG_NR_DRAM_BANKS 0
37fc0ed2
RH
62#define PHYS_SDRAM_1_SIZE (4089 << 20)
63#define CONFIG_SYS_MEMTEST_START 0x100000
64#define CONFIG_SYS_MEMTEST_END (PHYS_SDRAM_1_SIZE - 0x100000)
65
a34e8549
JH
66/* Environment data setup
67*/
a34e8549
JH
68#define CONFIG_SYS_NVRAM_BASE_ADDR 0xfff88000 /* NVRAM base address */
69#define CONFIG_SYS_NVRAM_SIZE 0x8000 /* NVRAM size */
70#define CONFIG_ENV_SIZE 0x2000 /* Size of Environ */
71#define CONFIG_ENV_ADDR CONFIG_SYS_NVRAM_BASE_ADDR
37fc0ed2
RH
72
73#define CONFIG_SYS_SDRAM_BASE 0x00000000
37fc0ed2
RH
74#define CONFIG_SYS_INIT_SP_ADDR 0x01000000
75#define CONFIG_SKIP_LOWLEVEL_INIT
76
77#endif