]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/motionpro.h
Merge branch 'master' of git://git.denx.de/u-boot-nds32
[people/ms/u-boot.git] / include / configs / motionpro.h
CommitLineData
53d4a498
BS
1/*
2 * (C) Copyright 2003-2007
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
0ffb941c 5 * Based on Motion-PRO board config file by Robert McCullough, rob@promessinc.com
53d4a498 6 *
1a459660 7 * SPDX-License-Identifier: GPL-2.0+
53d4a498
BS
8 */
9
10#ifndef __CONFIG_H
11#define __CONFIG_H
12
53d4a498
BS
13/*
14 * High Level Configuration Options
15 */
16
53d4a498
BS
17/* CPU and board */
18#define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */
19#define CONFIG_MPC5200 1 /* More exactly a MPC5200 */
20#define CONFIG_MOTIONPRO 1 /* ... on Promess Motion-PRO board */
21
31d82672 22#define CONFIG_HIGH_BATS 1 /* High BATs supported */
53d4a498 23
2ae18241
WD
24#define CONFIG_SYS_TEXT_BASE 0xfff00000
25
079a136c
JL
26/*
27 * BOOTP options
28 */
29#define CONFIG_BOOTP_BOOTFILESIZE
30#define CONFIG_BOOTP_BOOTPATH
31#define CONFIG_BOOTP_GATEWAY
32#define CONFIG_BOOTP_HOSTNAME
33
53d4a498 34/*
5dc11a51 35 * Command line configuration.
53d4a498 36 */
5dc11a51 37#include <config_cmd_default.h>
53d4a498 38
5dc11a51 39#define CONFIG_CMD_ASKENV
7a8ddeea
WD
40#define CONFIG_CMD_BEDBUG
41#define CONFIG_CMD_DATE
5dc11a51 42#define CONFIG_CMD_DHCP
7a8ddeea
WD
43#define CONFIG_CMD_DTT
44#define CONFIG_CMD_EEPROM
5dc11a51 45#define CONFIG_CMD_ELF
7a8ddeea
WD
46#define CONFIG_CMD_FAT
47#define CONFIG_CMD_I2C
48#define CONFIG_CMD_IDE
49#define CONFIG_CMD_IMMAP
50#define CONFIG_CMD_JFFS2
5dc11a51 51#define CONFIG_CMD_MII
5dc11a51
JL
52#define CONFIG_CMD_NET
53#define CONFIG_CMD_PING
7a8ddeea 54#define CONFIG_CMD_REGINFO
53d4a498
BS
55
56/*
57 * Serial console configuration
58 */
59#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
60#define CONFIG_NETCONSOLE 1 /* network console */
61#define CONFIG_BAUDRATE 115200
6d0f6bcf 62#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
53d4a498 63
53d4a498
BS
64/*
65 * Ethernet configuration
66 */
67#define CONFIG_MPC5xxx_FEC 1
86321fc1 68#define CONFIG_MPC5xxx_FEC_MII100
53d4a498
BS
69#define CONFIG_PHY_ADDR 0x2
70#define CONFIG_PHY_TYPE 0x79c874
c00125e0 71#define CONFIG_RESET_PHY_R 1
53d4a498
BS
72
73/*
74 * Autobooting
75 */
76#define CONFIG_BOOTDELAY 2 /* autoboot after 2 seconds */
77#define CONFIG_AUTOBOOT_KEYED
78#define CONFIG_AUTOBOOT_STOP_STR "\x1b\x1b"
79#define DEBUG_BOOTKEYS 0
80#undef CONFIG_AUTOBOOT_DELAY_STR
81#undef CONFIG_BOOTARGS
82#define CONFIG_AUTOBOOT_PROMPT "Autobooting in %d seconds, " \
c37207d7 83 "press \"<Esc><Esc>\" to stop\n", bootdelay
53d4a498 84
7a8ddeea
WD
85#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
86#define CONFIG_SYS_HUSH_PARSER 1 /* use "hush" command parser */
0ffb941c 87#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
7a8ddeea 88
53d4a498
BS
89#define CONFIG_ETHADDR 00:50:C2:40:10:00
90#define CONFIG_OVERWRITE_ETHADDR_ONCE 1
91#define CONFIG_VERSION_VARIABLE 1 /* include version env variable */
92
53d4a498
BS
93/*
94 * Default environment settings
95 */
96#define CONFIG_EXTRA_ENV_SETTINGS \
53d4a498
BS
97 "netdev=eth0\0" \
98 "hostname=motionpro\0" \
0ffb941c
WG
99 "netmask=255.255.255.0\0" \
100 "ipaddr=192.168.1.106\0" \
101 "serverip=192.168.1.100\0" \
102 "gatewayip=192.168.1.100\0" \
1f1369c3 103 "console=ttyPSC0,115200\0" \
7a8ddeea
WD
104 "u-boot_addr=400000\0" \
105 "kernel_addr=400000\0" \
106 "fdt_addr=700000\0" \
107 "ramdisk_addr=800000\0" \
fa5c2ba1 108 "multi_image_addr=800000\0" \
0ffb941c
WG
109 "rootpath=/opt/eldk-4.2/ppc_6xx\0" \
110 "u-boot=/tftpboot/motionpro/u-boot.bin\0" \
111 "bootfile=/tftpboot/motionpro/uImage\0" \
112 "fdt_file=/tftpboot/motionpro/motionpro.dtb\0" \
113 "ramdisk_file=/tftpboot/motionpro/uRamdisk\0" \
fa5c2ba1 114 "multi_image_file=kernel+initrd+dtb.img\0" \
7049288f 115 "load=tftp ${u-boot_addr} ${u-boot}\0" \
7a8ddeea
WD
116 "update=prot off fff00000 +${filesize};" \
117 "era fff00000 +${filesize}; " \
7049288f 118 "cp.b ${u-boot_addr} fff00000 ${filesize};" \
7a8ddeea 119 "prot on fff00000 +${filesize}\0" \
53d4a498 120 "ramargs=setenv bootargs root=/dev/ram rw\0" \
53d4a498 121 "nfsargs=setenv bootargs root=/dev/nfs rw " \
7049288f 122 "nfsroot=${serverip}:${rootpath}\0" \
0ffb941c
WG
123 "fat_args=setenv bootargs root=/dev/sda rw\0" \
124 "mtdids=nor0=ff000000.flash\0" \
125 "mtdparts=ff000000.flash:13m(fs),2m(kernel),384k(uboot)," \
126 "128k(env),128k(redund_env)," \
127 "128k(dtb),128k(user_data)\0" \
128 "addcons=setenv bootargs ${bootargs} console=${console}\0" \
129 "addmtd=setenv bootargs ${bootargs} mtdparts=${mtdparts}\0" \
7049288f
BS
130 "addip=setenv bootargs ${bootargs} " \
131 "ip=${ipaddr}:${serverip}:${gatewayip}:" \
132 "${netmask}:${hostname}:${netdev}:off panic=1 " \
133 "console=${console}\0" \
134 "net_nfs=tftp ${kernel_addr} ${bootfile}; " \
0ffb941c
WG
135 "tftp ${fdt_addr} ${fdt_file}; " \
136 "run nfsargs addip addmtd; " \
7049288f
BS
137 "bootm ${kernel_addr} - ${fdt_addr}\0" \
138 "net_self=tftp ${kernel_addr} ${bootfile}; " \
139 "tftp ${fdt_addr} ${fdt_file}; " \
140 "tftp ${ramdisk_addr} ${ramdisk_file}; " \
0ffb941c
WG
141 "nfs ${ramdisk_addr} ${serverip}:${rootpath}/images/uRamdisk; " \
142 "run ramargs addip addcons addmtd; " \
7049288f 143 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
0ffb941c 144 "fat_multi=run fat_args addip addmtd; fatload ide 0:1 " \
fa5c2ba1
BS
145 "${multi_image_addr} ${multi_image_file}; " \
146 "bootm ${multi_image_addr}\0" \
53d4a498 147 ""
0ffb941c 148#define CONFIG_BOOTCOMMAND "run fat_multi"
53d4a498 149
53d4a498
BS
150/*
151 * do board-specific init
152 */
153#define CONFIG_BOARD_EARLY_INIT_R 1
154
53d4a498
BS
155/*
156 * Low level configuration
157 */
158
53d4a498 159/*
d3afa1ee 160 * Clock configuration: SYS_XTALIN = 33MHz
53d4a498 161 */
6d0f6bcf 162#define CONFIG_SYS_MPC5XXX_CLKIN 33000000
53d4a498 163
06241d50 164/*
c99512d6 165 * Set IPB speed to 100MHz
06241d50 166 */
6d0f6bcf 167#define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK
06241d50 168
53d4a498
BS
169/*
170 * Memory map
171 */
172/*
173 * Warning!!! with the current BestComm Task, MBAR MUST BE set to 0xf0000000.
174 * Setting MBAR to otherwise will cause system hang when using SmartDMA such
175 * as network commands.
176 */
7a8ddeea 177#define CONFIG_SYS_MBAR 0xf0000000
6d0f6bcf 178#define CONFIG_SYS_SDRAM_BASE 0x00000000
53d4a498
BS
179
180/*
181 * If building for running out of SDRAM, then MBAR has been set up beforehand
182 * (e.g., by the BDI). Otherwise we must specify the default boot-up value of
183 * MBAR, as given in the doccumentation.
184 */
14d0a02a 185#if CONFIG_SYS_TEXT_BASE == 0x00100000
6d0f6bcf 186#define CONFIG_SYS_DEFAULT_MBAR 0xf0000000
14d0a02a 187#else /* CONFIG_SYS_TEXT_BASE != 0x00100000 */
6d0f6bcf
JCPV
188#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
189#define CONFIG_SYS_LOWBOOT 1
14d0a02a 190#endif /* CONFIG_SYS_TEXT_BASE == 0x00100000 */
53d4a498
BS
191
192/* Use SRAM until RAM will be available */
6d0f6bcf 193#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
553f0982 194#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE
53d4a498 195
25ddd1fb 196#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
6d0f6bcf 197#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
53d4a498 198
14d0a02a 199#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
6d0f6bcf
JCPV
200#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
201#define CONFIG_SYS_RAMBOOT 1
53d4a498
BS
202#endif
203
0ffb941c 204#define CONFIG_SYS_MONITOR_LEN (384 << 10) /* 384 kB for Monitor */
6d0f6bcf
JCPV
205#define CONFIG_SYS_MALLOC_LEN (1024 << 10) /* 1 MiB for malloc() */
206#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* initial mem map for Linux */
53d4a498 207
53d4a498
BS
208/*
209 * Chip selects configuration
210 */
211/* Boot Chipselect */
6d0f6bcf
JCPV
212#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
213#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
214#define CONFIG_SYS_BOOTCS_CFG 0x00045D00
53d4a498
BS
215
216/* Flash memory addressing */
6d0f6bcf
JCPV
217#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
218#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
219#define CONFIG_SYS_CS0_CFG CONFIG_SYS_BOOTCS_CFG
53d4a498
BS
220
221/* Dual Port SRAM -- Kollmorgen Drive memory addressing */
6d0f6bcf
JCPV
222#define CONFIG_SYS_CS1_START 0x50000000
223#define CONFIG_SYS_CS1_SIZE 0x10000
224#define CONFIG_SYS_CS1_CFG 0x05055800
53d4a498
BS
225
226/* Local register access */
6d0f6bcf
JCPV
227#define CONFIG_SYS_CS2_START 0x50010000
228#define CONFIG_SYS_CS2_SIZE 0x10000
229#define CONFIG_SYS_CS2_CFG 0x05055800
53d4a498
BS
230
231/* Anybus CompactCom Module memory addressing */
6d0f6bcf
JCPV
232#define CONFIG_SYS_CS3_START 0x50020000
233#define CONFIG_SYS_CS3_SIZE 0x10000
234#define CONFIG_SYS_CS3_CFG 0x05055800
53d4a498
BS
235
236/* No burst and dead cycle = 2 for all CSs */
6d0f6bcf
JCPV
237#define CONFIG_SYS_CS_BURST 0x00000000
238#define CONFIG_SYS_CS_DEADCYCLE 0x22222222
53d4a498 239
53d4a498
BS
240/*
241 * SDRAM configuration
242 */
d3afa1ee
BS
243/* 2 x MT48LC16M16A2BG-75 IT:D, CASL 3, 32 bit data bus */
244#define SDRAM_CONFIG1 0x62322900
245#define SDRAM_CONFIG2 0x88c70000
246#define SDRAM_CONTROL 0x504f0000
247#define SDRAM_MODE 0x00cd0000
53d4a498 248
53d4a498
BS
249/*
250 * Flash configuration
251 */
6d0f6bcf 252#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
00b1883a 253#define CONFIG_FLASH_CFI_DRIVER 1
6d0f6bcf
JCPV
254#define CONFIG_SYS_FLASH_BASE 0xff000000
255#define CONFIG_SYS_FLASH_SIZE 0x01000000
256#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
257#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
258#define CONFIG_SYS_MAX_FLASH_SECT 128 /* max num of sects on one chip */
53d4a498
BS
259#define CONFIG_FLASH_16BIT /* Flash is 16-bit */
260
7d98ba77
PK
261/*
262 * MTD configuration
263 */
68d7d651 264#define CONFIG_CMD_MTDPARTS
942556a9
SR
265#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
266#define CONFIG_FLASH_CFI_MTD
7d98ba77
PK
267#define MTDIDS_DEFAULT "nor0=motionpro-0"
268#define MTDPARTS_DEFAULT "mtdparts=motionpro-0:" \
0ffb941c 269 "13m(fs),2m(kernel),384k(uboot)," \
d3afa1ee
BS
270 "128k(env),128k(redund_env)," \
271 "128k(dtb),-(user_data)"
53d4a498 272
fa5c2ba1
BS
273/*
274 * IDE/ATA configuration
275 */
6d0f6bcf
JCPV
276#define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA
277#define CONFIG_SYS_IDE_MAXBUS 1
278#define CONFIG_SYS_IDE_MAXDEVICE 1
fa5c2ba1
BS
279#define CONFIG_IDE_PREINIT
280
6d0f6bcf
JCPV
281#define CONFIG_SYS_ATA_DATA_OFFSET 0x0060
282#define CONFIG_SYS_ATA_REG_OFFSET CONFIG_SYS_ATA_DATA_OFFSET
283#define CONFIG_SYS_ATA_STRIDE 4
fa5c2ba1
BS
284#define CONFIG_DOS_PARTITION
285
de1de02a
PK
286/*
287 * I2C configuration
288 */
289#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
6d0f6bcf
JCPV
290#define CONFIG_SYS_I2C_MODULE 2 /* select I2C module #2 */
291#define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */
292#define CONFIG_SYS_I2C_SLAVE 0x7F
de1de02a 293
de1de02a
PK
294/*
295 * EEPROM configuration
296 */
6d0f6bcf
JCPV
297#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
298#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 1 /* 2 bytes per write cycle */
299#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 5 /* 2ms/cycle + 3ms extra */
300#define CONFIG_SYS_I2C_MULTI_EEPROMS 1 /* 2 EEPROMs (addr:50,52) */
de1de02a 301
de1de02a
PK
302/*
303 * RTC configuration
304 */
305#define CONFIG_RTC_DS1337 1
6d0f6bcf 306#define CONFIG_SYS_I2C_RTC_ADDR 0x68
de1de02a 307
a11c0b85
BS
308/*
309 * Status LED configuration
310 */
311#define CONFIG_STATUS_LED /* Status LED enabled */
312#define CONFIG_BOARD_SPECIFIC_LED
313
314#define ENABLE_GPIO_OUT 0x00000024
315#define LED_ON 0x00000010
316
317#ifndef __ASSEMBLY__
318/*
319 * In case of Motion-PRO, a LED is identified by its corresponding
320 * GPT Enable and Mode Select Register.
321 */
322typedef volatile unsigned long * led_id_t;
323
324extern void __led_init(led_id_t id, int state);
325extern void __led_toggle(led_id_t id);
326extern void __led_set(led_id_t id, int state);
327#endif /* __ASSEMBLY__ */
328
93b78f53
BS
329/*
330 * Temperature sensor
331 */
332#define CONFIG_DTT_LM75 1
333#define CONFIG_DTT_SENSORS { 0x49 }
334
53d4a498
BS
335/*
336 * Environment settings
337 */
5a1aceb0 338#define CONFIG_ENV_IS_IN_FLASH 1
53d4a498 339/* This has to be a multiple of the Flash sector size */
6d0f6bcf 340#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
0e8d1586
JCPV
341#define CONFIG_ENV_SIZE 0x1000
342#define CONFIG_ENV_SECT_SIZE 0x20000
53d4a498 343
4520fd4d 344/* Configuration of redundant environment */
0e8d1586
JCPV
345#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
346#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
53d4a498
BS
347
348/*
349 * Pin multiplexing configuration
350 */
351
352/* PSC1: UART1
353 * PSC2: GPIO (default)
354 * PSC3: GPIO (default)
355 * USB: 2xUART4/5
356 * Ethernet: Ethernet 100Mbit with MD
357 * Timer: CAN2/GPIO
358 * PSC6/IRDA: GPIO (default)
359 */
6d0f6bcf 360#define CONFIG_SYS_GPS_PORT_CONFIG 0x1105a004
53d4a498 361
c75e6396
BS
362/*
363 * Motion-PRO's CPLD revision control register
364 */
6d0f6bcf 365#define CPLD_REV_REGISTER (CONFIG_SYS_CS2_START + 0x06)
c75e6396 366
53d4a498
BS
367/*
368 * Miscellaneous configurable options
369 */
6d0f6bcf
JCPV
370#define CONFIG_SYS_LONGHELP /* undef to save memory */
371#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
372#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
373#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
374#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
375#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
53d4a498 376
6d0f6bcf
JCPV
377#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
378#define CONFIG_SYS_MEMTEST_END 0x03e00000 /* 1 ... 62 MiB in DRAM */
379#define CONFIG_SYS_ALT_MEMTEST
53d4a498 380
6d0f6bcf 381#define CONFIG_SYS_LOAD_ADDR 0x200000 /* default kernel load addr */
53d4a498 382
6d0f6bcf 383#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
53d4a498 384
53d4a498
BS
385/*
386 * Various low-level settings
387 */
6d0f6bcf
JCPV
388#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
389#define CONFIG_SYS_HID0_FINAL HID0_ICE
53d4a498 390
6d0f6bcf 391#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
53d4a498 392
53d4a498 393/* Not needed for MPC 5xxx U-Boot, but used by tools/updater */
6d0f6bcf 394#define CONFIG_SYS_RESET_ADDRESS 0xfff00100
53d4a498 395
1f1369c3 396/* pass open firmware flat tree */
cf2817a8 397#define CONFIG_OF_LIBFDT 1
1f1369c3
BS
398#define CONFIG_OF_BOARD_SETUP 1
399
1f1369c3
BS
400#define OF_CPU "PowerPC,5200@0"
401#define OF_SOC "soc5200@f0000000"
402#define OF_TBCLK (bd->bi_busfreq / 4)
7049288f 403#define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
1f1369c3 404
53d4a498 405#endif /* __CONFIG_H */