]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/tegra-common.h
ARM: kirkwood: move SoC headers to mach-kirkwood/include/mach
[people/ms/u-boot.git] / include / configs / tegra-common.h
CommitLineData
f01b631f
TW
1/*
2 * (C) Copyright 2010-2012
3 * NVIDIA Corporation <www.nvidia.com>
4 *
1a459660 5 * SPDX-License-Identifier: GPL-2.0+
f01b631f
TW
6 */
7
bfcf46db
TW
8#ifndef _TEGRA_COMMON_H_
9#define _TEGRA_COMMON_H_
1ace4022 10#include <linux/sizes.h>
f01b631f
TW
11#include <linux/stringify.h>
12
13/*
14 * High Level Configuration Options
15 */
16#define CONFIG_ARMCORTEXA9 /* This is an ARM V7 CPU core */
f01b631f
TW
17#define CONFIG_SYS_L2CACHE_OFF /* No L2 cache */
18
f01b631f
TW
19#include <asm/arch/tegra.h> /* get chip and board defs */
20
31df9893
RH
21#define CONFIG_SYS_TIMER_RATE 1000000
22#define CONFIG_SYS_TIMER_COUNTER NV_PA_TMRUS_BASE
23
f01b631f
TW
24/*
25 * Display CPU and Board information
26 */
27#define CONFIG_DISPLAY_CPUINFO
28#define CONFIG_DISPLAY_BOARDINFO
29
30#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
f01b631f
TW
31
32/* Environment */
33#define CONFIG_ENV_VARS_UBOOT_CONFIG
34#define CONFIG_ENV_SIZE 0x2000 /* Total Size Environment */
35
36/*
37 * Size of malloc() pool
38 */
39#define CONFIG_SYS_MALLOC_LEN (4 << 20) /* 4MB */
d1e5b406
TR
40
41#define CONFIG_SYS_NONCACHED_MEMORY (1 << 20) /* 1 MiB */
f01b631f
TW
42
43/*
bfcf46db 44 * NS16550 Configuration
f01b631f 45 */
858530a8 46#ifdef CONFIG_SPL_BUILD
f01b631f
TW
47#define CONFIG_SYS_NS16550_SERIAL
48#define CONFIG_SYS_NS16550_REG_SIZE (-4)
49#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
858530a8
SG
50#else
51#define CONFIG_TEGRA_SERIAL
52#endif
53#define CONFIG_SYS_NS16550
f01b631f 54
f175603f
SW
55/*
56 * Common HW configuration.
57 * If this varies between SoCs later, move to tegraNN-common.h
58 * Note: This is number of devices, not max device ID.
59 */
60#define CONFIG_SYS_MMC_MAX_DEVICE 4
61
f01b631f
TW
62/*
63 * select serial console configuration
64 */
65#define CONFIG_CONS_INDEX 1
66
67/* allow to overwrite serial and ethaddr */
68#define CONFIG_ENV_OVERWRITE
69#define CONFIG_BAUDRATE 115200
70
71/* include default commands */
72#include <config_cmd_default.h>
73
74/* remove unused commands */
75#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
76#undef CONFIG_CMD_FPGA /* FPGA configuration support */
77#undef CONFIG_CMD_IMI
78#undef CONFIG_CMD_IMLS
79#undef CONFIG_CMD_NFS /* NFS support */
80#undef CONFIG_CMD_NET /* network support */
81
82/* turn on command-line edit/hist/auto */
f01b631f 83#define CONFIG_COMMAND_HISTORY
f01b631f 84
11d9c030 85/* turn on commonly used storage-related commands */
11d9c030 86#define CONFIG_PARTITION_UUIDS
11d9c030
SW
87#define CONFIG_CMD_PART
88
f01b631f
TW
89#define CONFIG_SYS_NO_FLASH
90
91#define CONFIG_CONSOLE_MUX
92#define CONFIG_SYS_CONSOLE_IS_IN_ENV
f01b631f
TW
93
94/*
95 * Miscellaneous configurable options
96 */
f01b631f
TW
97#define CONFIG_SYS_PROMPT V_PROMPT
98/*
99 * Increasing the size of the IO buffer as default nfsargs size is more
100 * than 256 and so it is not possible to edit it
101 */
102#define CONFIG_SYS_CBSIZE (256 * 2) /* Console I/O Buffer Size */
103/* Print Buffer Size */
104#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
105 sizeof(CONFIG_SYS_PROMPT) + 16)
106#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
107/* Boot Argument Buffer Size */
108#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
109
110#define CONFIG_SYS_MEMTEST_START (NV_PA_SDRC_CS0 + 0x600000)
111#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x100000)
112
9dacbb27 113#ifndef CONFIG_SPL_BUILD
4270d5af 114#define CONFIG_USE_ARCH_MEMCPY
9dacbb27 115#endif
4270d5af 116
f01b631f
TW
117/*-----------------------------------------------------------------------
118 * Physical Memory Map
119 */
120#define CONFIG_NR_DRAM_BANKS 1
121#define PHYS_SDRAM_1 NV_PA_SDRC_CS0
122#define PHYS_SDRAM_1_SIZE 0x20000000 /* 512M */
123
124#define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE
125#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
126
127#define CONFIG_SYS_BOOTMAPSZ (256 << 20) /* 256M */
128
129#define CONFIG_SYS_INIT_RAM_ADDR CONFIG_STACKBASE
130#define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_MALLOC_LEN
131#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
132 CONFIG_SYS_INIT_RAM_SIZE - \
133 GENERATED_GBL_DATA_SIZE)
134
135#define CONFIG_TEGRA_GPIO
136#define CONFIG_CMD_GPIO
137#define CONFIG_CMD_ENTERRCM
f01b631f
TW
138
139/* Defines for SPL */
f01b631f
TW
140#define CONFIG_SPL_FRAMEWORK
141#define CONFIG_SPL_RAM_DEVICE
142#define CONFIG_SPL_BOARD_INIT
143#define CONFIG_SPL_NAND_SIMPLE
6ebc3461 144#define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_TEXT_BASE - \
f01b631f
TW
145 CONFIG_SPL_TEXT_BASE)
146#define CONFIG_SYS_SPL_MALLOC_SIZE 0x00010000
147
148#define CONFIG_SPL_LIBCOMMON_SUPPORT
149#define CONFIG_SPL_LIBGENERIC_SUPPORT
150#define CONFIG_SPL_SERIAL_SUPPORT
151#define CONFIG_SPL_GPIO_SUPPORT
152
dd7f65f6 153#define CONFIG_SYS_GENERIC_BOARD
3efff99f 154
a885f852
SW
155/* Misc utility code */
156#define CONFIG_BOUNCE_BUFFER
3efff99f 157#define CONFIG_CRC32_VERIFY
dd7f65f6 158
68cf64db
SW
159#ifndef CONFIG_SPL_BUILD
160#include <config_distro_defaults.h>
161#endif
162
f01b631f 163#endif /* _TEGRA_COMMON_H_ */