]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - bfd/archures.c
Automatic date update in version.in
[thirdparty/binutils-gdb.git] / bfd / archures.c
CommitLineData
252b5132 1/* BFD library support routines for architectures.
b3adc24a 2 Copyright (C) 1990-2020 Free Software Foundation, Inc.
252b5132
RH
3 Hacked by John Gilmore and Steve Chamberlain of Cygnus Support.
4
3af9a47b 5 This file is part of BFD, the Binary File Descriptor library.
252b5132 6
3af9a47b
NC
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
cd123cb7 9 the Free Software Foundation; either version 3 of the License, or
3af9a47b 10 (at your option) any later version.
252b5132 11
3af9a47b
NC
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
252b5132 16
3af9a47b
NC
17 You should have received a copy of the GNU General Public License
18 along with this program; if not, write to the Free Software
cd123cb7
NC
19 Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
20 MA 02110-1301, USA. */
252b5132 21
252b5132 22#include "sysdep.h"
3db64b00 23#include "bfd.h"
252b5132 24#include "libbfd.h"
3882b010 25#include "safe-ctype.h"
252b5132
RH
26
27/*
28
29SECTION
30 Architectures
31
32 BFD keeps one atom in a BFD describing the
33 architecture of the data attached to the BFD: a pointer to a
0ef5a5bd 34 <<bfd_arch_info_type>>.
252b5132
RH
35
36 Pointers to structures can be requested independently of a BFD
37 so that an architecture's information can be interrogated
38 without access to an open BFD.
39
40 The architecture information is provided by each architecture package.
41 The set of default architectures is selected by the macro
42 <<SELECT_ARCHITECTURES>>. This is normally set up in the
43 @file{config/@var{target}.mt} file of your choice. If the name is not
0ef5a5bd 44 defined, then all the architectures supported are included.
252b5132
RH
45
46 When BFD starts up, all the architectures are called with an
47 initialize method. It is up to the architecture back end to
48 insert as many items into the list of architectures as it wants to;
49 generally this would be one for each machine and one for the
0ef5a5bd 50 default case (an item with a machine field of 0).
252b5132
RH
51
52 BFD's idea of an architecture is implemented in @file{archures.c}.
53*/
54
55/*
56
57SUBSECTION
58 bfd_architecture
59
60DESCRIPTION
61 This enum gives the object file's CPU architecture, in a
62 global sense---i.e., what processor family does it belong to?
63 Another field indicates which processor within
64 the family is in use. The machine gives a number which
65 distinguishes different versions of the architecture,
a8eb42a8 66 containing, for example, 68020 for Motorola 68020.
252b5132 67
0ef5a5bd 68.enum bfd_architecture
252b5132 69.{
c312a6a4
NC
70. bfd_arch_unknown, {* File arch not known. *}
71. bfd_arch_obscure, {* Arch known, not one of these. *}
07d6d2b8
AM
72. bfd_arch_m68k, {* Motorola 68xxx. *}
73.#define bfd_mach_m68000 1
74.#define bfd_mach_m68008 2
75.#define bfd_mach_m68010 3
76.#define bfd_mach_m68020 4
77.#define bfd_mach_m68030 5
78.#define bfd_mach_m68040 6
79.#define bfd_mach_m68060 7
80.#define bfd_mach_cpu32 8
81.#define bfd_mach_fido 9
82.#define bfd_mach_mcf_isa_a_nodiv 10
83.#define bfd_mach_mcf_isa_a 11
84.#define bfd_mach_mcf_isa_a_mac 12
85.#define bfd_mach_mcf_isa_a_emac 13
86.#define bfd_mach_mcf_isa_aplus 14
87.#define bfd_mach_mcf_isa_aplus_mac 15
88.#define bfd_mach_mcf_isa_aplus_emac 16
89.#define bfd_mach_mcf_isa_b_nousp 17
90.#define bfd_mach_mcf_isa_b_nousp_mac 18
91.#define bfd_mach_mcf_isa_b_nousp_emac 19
92.#define bfd_mach_mcf_isa_b 20
93.#define bfd_mach_mcf_isa_b_mac 21
94.#define bfd_mach_mcf_isa_b_emac 22
95.#define bfd_mach_mcf_isa_b_float 23
96.#define bfd_mach_mcf_isa_b_float_mac 24
97.#define bfd_mach_mcf_isa_b_float_emac 25
98.#define bfd_mach_mcf_isa_c 26
99.#define bfd_mach_mcf_isa_c_mac 27
100.#define bfd_mach_mcf_isa_c_emac 28
101.#define bfd_mach_mcf_isa_c_nodiv 29
102.#define bfd_mach_mcf_isa_c_nodiv_mac 30
103.#define bfd_mach_mcf_isa_c_nodiv_emac 31
104. bfd_arch_vax, {* DEC Vax. *}
252b5132 105.
07d6d2b8
AM
106. bfd_arch_or1k, {* OpenRISC 1000. *}
107.#define bfd_mach_or1k 1
108.#define bfd_mach_or1knd 2
3b16e843 109.
07d6d2b8 110. bfd_arch_sparc, {* SPARC. *}
252b5132
RH
111.#define bfd_mach_sparc 1
112.{* The difference between v8plus and v9 is that v9 is a true 64 bit env. *}
113.#define bfd_mach_sparc_sparclet 2
114.#define bfd_mach_sparc_sparclite 3
115.#define bfd_mach_sparc_v8plus 4
c312a6a4 116.#define bfd_mach_sparc_v8plusa 5 {* with ultrasparc add'ns. *}
252b5132
RH
117.#define bfd_mach_sparc_sparclite_le 6
118.#define bfd_mach_sparc_v9 7
c312a6a4
NC
119.#define bfd_mach_sparc_v9a 8 {* with ultrasparc add'ns. *}
120.#define bfd_mach_sparc_v8plusb 9 {* with cheetah add'ns. *}
121.#define bfd_mach_sparc_v9b 10 {* with cheetah add'ns. *}
4f26fb3a
JM
122.#define bfd_mach_sparc_v8plusc 11 {* with UA2005 and T1 add'ns. *}
123.#define bfd_mach_sparc_v9c 12 {* with UA2005 and T1 add'ns. *}
124.#define bfd_mach_sparc_v8plusd 13 {* with UA2007 and T3 add'ns. *}
125.#define bfd_mach_sparc_v9d 14 {* with UA2007 and T3 add'ns. *}
126.#define bfd_mach_sparc_v8pluse 15 {* with OSA2001 and T4 add'ns (no IMA). *}
127.#define bfd_mach_sparc_v9e 16 {* with OSA2001 and T4 add'ns (no IMA). *}
128.#define bfd_mach_sparc_v8plusv 17 {* with OSA2011 and T4 and IMA and FJMAU add'ns. *}
129.#define bfd_mach_sparc_v9v 18 {* with OSA2011 and T4 and IMA and FJMAU add'ns. *}
130.#define bfd_mach_sparc_v8plusm 19 {* with OSA2015 and M7 add'ns. *}
131.#define bfd_mach_sparc_v9m 20 {* with OSA2015 and M7 add'ns. *}
64517994
JM
132.#define bfd_mach_sparc_v8plusm8 21 {* with OSA2017 and M8 add'ns. *}
133.#define bfd_mach_sparc_v9m8 22 {* with OSA2017 and M8 add'ns. *}
252b5132
RH
134.{* Nonzero if MACH has the v9 instruction set. *}
135.#define bfd_mach_sparc_v9_p(mach) \
64517994 136. ((mach) >= bfd_mach_sparc_v8plus && (mach) <= bfd_mach_sparc_v9m8 \
19f7b010 137. && (mach) != bfd_mach_sparc_sparclite_le)
7946e94a
JJ
138.{* Nonzero if MACH is a 64 bit sparc architecture. *}
139.#define bfd_mach_sparc_64bit_p(mach) \
4f26fb3a
JM
140. ((mach) >= bfd_mach_sparc_v9 \
141. && (mach) != bfd_mach_sparc_v8plusb \
142. && (mach) != bfd_mach_sparc_v8plusc \
143. && (mach) != bfd_mach_sparc_v8plusd \
144. && (mach) != bfd_mach_sparc_v8pluse \
145. && (mach) != bfd_mach_sparc_v8plusv \
64517994
JM
146. && (mach) != bfd_mach_sparc_v8plusm \
147. && (mach) != bfd_mach_sparc_v8plusm8)
07d6d2b8 148. bfd_arch_spu, {* PowerPC SPU. *}
68ffbac6 149.#define bfd_mach_spu 256
07d6d2b8 150. bfd_arch_mips, {* MIPS Rxxxx. *}
252b5132
RH
151.#define bfd_mach_mips3000 3000
152.#define bfd_mach_mips3900 3900
153.#define bfd_mach_mips4000 4000
154.#define bfd_mach_mips4010 4010
155.#define bfd_mach_mips4100 4100
156.#define bfd_mach_mips4111 4111
00707a0e 157.#define bfd_mach_mips4120 4120
252b5132
RH
158.#define bfd_mach_mips4300 4300
159.#define bfd_mach_mips4400 4400
160.#define bfd_mach_mips4600 4600
161.#define bfd_mach_mips4650 4650
162.#define bfd_mach_mips5000 5000
00707a0e
RS
163.#define bfd_mach_mips5400 5400
164.#define bfd_mach_mips5500 5500
e407c74b 165.#define bfd_mach_mips5900 5900
252b5132 166.#define bfd_mach_mips6000 6000
5a7ea749 167.#define bfd_mach_mips7000 7000
252b5132 168.#define bfd_mach_mips8000 8000
0d2e43ed 169.#define bfd_mach_mips9000 9000
252b5132 170.#define bfd_mach_mips10000 10000
d1cf510e 171.#define bfd_mach_mips12000 12000
3aa3176b
TS
172.#define bfd_mach_mips14000 14000
173.#define bfd_mach_mips16000 16000
252b5132 174.#define bfd_mach_mips16 16
07d6d2b8
AM
175.#define bfd_mach_mips5 5
176.#define bfd_mach_mips_loongson_2e 3001
177.#define bfd_mach_mips_loongson_2f 3002
ac8cb70f 178.#define bfd_mach_mips_gs464 3003
bd782c07 179.#define bfd_mach_mips_gs464e 3004
9108bc33 180.#define bfd_mach_mips_gs264e 3005
07d6d2b8 181.#define bfd_mach_mips_sb1 12310201 {* octal 'SB', 01. *}
6f179bd0 182.#define bfd_mach_mips_octeon 6501
dd6a37e7 183.#define bfd_mach_mips_octeonp 6601
432233b3 184.#define bfd_mach_mips_octeon2 6502
07d6d2b8
AM
185.#define bfd_mach_mips_octeon3 6503
186.#define bfd_mach_mips_xlr 887682 {* decimal 'XLR'. *}
187.#define bfd_mach_mips_interaptiv_mr2 736550 {* decimal 'IA2'. *}
188.#define bfd_mach_mipsisa32 32
189.#define bfd_mach_mipsisa32r2 33
190.#define bfd_mach_mipsisa32r3 34
191.#define bfd_mach_mipsisa32r5 36
192.#define bfd_mach_mipsisa32r6 37
193.#define bfd_mach_mipsisa64 64
194.#define bfd_mach_mipsisa64r2 65
195.#define bfd_mach_mipsisa64r3 66
196.#define bfd_mach_mipsisa64r5 68
197.#define bfd_mach_mipsisa64r6 69
198.#define bfd_mach_mips_micromips 96
199. bfd_arch_i386, {* Intel 386. *}
d7921315
L
200.#define bfd_mach_i386_intel_syntax (1 << 0)
201.#define bfd_mach_i386_i8086 (1 << 1)
202.#define bfd_mach_i386_i386 (1 << 2)
203.#define bfd_mach_x86_64 (1 << 3)
204.#define bfd_mach_x64_32 (1 << 4)
205.#define bfd_mach_i386_i386_intel_syntax (bfd_mach_i386_i386 | bfd_mach_i386_intel_syntax)
206.#define bfd_mach_x86_64_intel_syntax (bfd_mach_x86_64 | bfd_mach_i386_intel_syntax)
207.#define bfd_mach_x64_32_intel_syntax (bfd_mach_x64_32 | bfd_mach_i386_intel_syntax)
07d6d2b8 208. bfd_arch_l1om, {* Intel L1OM. *}
d7921315
L
209.#define bfd_mach_l1om (1 << 5)
210.#define bfd_mach_l1om_intel_syntax (bfd_mach_l1om | bfd_mach_i386_intel_syntax)
07d6d2b8 211. bfd_arch_k1om, {* Intel K1OM. *}
d7921315
L
212.#define bfd_mach_k1om (1 << 6)
213.#define bfd_mach_k1om_intel_syntax (bfd_mach_k1om | bfd_mach_i386_intel_syntax)
64b384e1
RM
214.#define bfd_mach_i386_nacl (1 << 7)
215.#define bfd_mach_i386_i386_nacl (bfd_mach_i386_i386 | bfd_mach_i386_nacl)
216.#define bfd_mach_x86_64_nacl (bfd_mach_x86_64 | bfd_mach_i386_nacl)
217.#define bfd_mach_x64_32_nacl (bfd_mach_x64_32 | bfd_mach_i386_nacl)
07d6d2b8 218. bfd_arch_iamcu, {* Intel MCU. *}
bf64a951
L
219.#define bfd_mach_iamcu (1 << 8)
220.#define bfd_mach_i386_iamcu (bfd_mach_i386_i386 | bfd_mach_iamcu)
221.#define bfd_mach_i386_iamcu_intel_syntax (bfd_mach_i386_iamcu | bfd_mach_i386_intel_syntax)
07d6d2b8
AM
222. bfd_arch_romp, {* IBM ROMP PC/RT. *}
223. bfd_arch_convex, {* Convex. *}
07d6d2b8
AM
224. bfd_arch_m98k, {* Motorola 98xxx. *}
225. bfd_arch_pyramid, {* Pyramid Technology. *}
226. bfd_arch_h8300, {* Renesas H8/300 (formerly Hitachi H8/300). *}
227.#define bfd_mach_h8300 1
228.#define bfd_mach_h8300h 2
229.#define bfd_mach_h8300s 3
230.#define bfd_mach_h8300hn 4
231.#define bfd_mach_h8300sn 5
232.#define bfd_mach_h8300sx 6
233.#define bfd_mach_h8300sxn 7
234. bfd_arch_pdp11, {* DEC PDP-11. *}
07d6d2b8 235. bfd_arch_powerpc, {* PowerPC. *}
686e4055
AM
236.#define bfd_mach_ppc 32
237.#define bfd_mach_ppc64 64
87f33987
ND
238.#define bfd_mach_ppc_403 403
239.#define bfd_mach_ppc_403gc 4030
305f7588 240.#define bfd_mach_ppc_405 405
87f33987
ND
241.#define bfd_mach_ppc_505 505
242.#define bfd_mach_ppc_601 601
243.#define bfd_mach_ppc_602 602
244.#define bfd_mach_ppc_603 603
245.#define bfd_mach_ppc_ec603e 6031
246.#define bfd_mach_ppc_604 604
247.#define bfd_mach_ppc_620 620
248.#define bfd_mach_ppc_630 630
249.#define bfd_mach_ppc_750 750
250.#define bfd_mach_ppc_860 860
251.#define bfd_mach_ppc_a35 35
252.#define bfd_mach_ppc_rs64ii 642
253.#define bfd_mach_ppc_rs64iii 643
254.#define bfd_mach_ppc_7400 7400
07d6d2b8
AM
255.#define bfd_mach_ppc_e500 500
256.#define bfd_mach_ppc_e500mc 5001
257.#define bfd_mach_ppc_e500mc64 5005
258.#define bfd_mach_ppc_e5500 5006
259.#define bfd_mach_ppc_e6500 5007
260.#define bfd_mach_ppc_titan 83
261.#define bfd_mach_ppc_vle 84
262. bfd_arch_rs6000, {* IBM RS/6000. *}
686e4055 263.#define bfd_mach_rs6k 6000
87f33987
ND
264.#define bfd_mach_rs6k_rs1 6001
265.#define bfd_mach_rs6k_rsc 6003
266.#define bfd_mach_rs6k_rs2 6002
07d6d2b8 267. bfd_arch_hppa, {* HP PA RISC. *}
42acdc7c
JB
268.#define bfd_mach_hppa10 10
269.#define bfd_mach_hppa11 11
270.#define bfd_mach_hppa20 20
271.#define bfd_mach_hppa20w 25
07d6d2b8 272. bfd_arch_d10v, {* Mitsubishi D10V. *}
686e4055 273.#define bfd_mach_d10v 1
7af8cca9
MM
274.#define bfd_mach_d10v_ts2 2
275.#define bfd_mach_d10v_ts3 3
07d6d2b8
AM
276. bfd_arch_d30v, {* Mitsubishi D30V. *}
277. bfd_arch_dlx, {* DLX. *}
278. bfd_arch_m68hc11, {* Motorola 68HC11. *}
279. bfd_arch_m68hc12, {* Motorola 68HC12. *}
bc7c6a90 280.#define bfd_mach_m6812_default 0
07d6d2b8
AM
281.#define bfd_mach_m6812 1
282.#define bfd_mach_m6812s 2
283. bfd_arch_m9s12x, {* Freescale S12X. *}
284. bfd_arch_m9s12xg, {* Freescale XGATE. *}
7b4ae824
JD
285. bfd_arch_s12z, {* Freescale S12Z. *}
286.#define bfd_mach_s12z_default 0
07d6d2b8 287. bfd_arch_z8k, {* Zilog Z8000. *}
252b5132
RH
288.#define bfd_mach_z8001 1
289.#define bfd_mach_z8002 2
07d6d2b8
AM
290. bfd_arch_sh, {* Renesas / SuperH SH (formerly Hitachi SH). *}
291.#define bfd_mach_sh 1
292.#define bfd_mach_sh2 0x20
293.#define bfd_mach_sh_dsp 0x2d
294.#define bfd_mach_sh2a 0x2a
295.#define bfd_mach_sh2a_nofpu 0x2b
e38bc3b5 296.#define bfd_mach_sh2a_nofpu_or_sh4_nommu_nofpu 0x2a1
07d6d2b8
AM
297.#define bfd_mach_sh2a_nofpu_or_sh3_nommu 0x2a2
298.#define bfd_mach_sh2a_or_sh4 0x2a3
299.#define bfd_mach_sh2a_or_sh3e 0x2a4
300.#define bfd_mach_sh2e 0x2e
301.#define bfd_mach_sh3 0x30
302.#define bfd_mach_sh3_nommu 0x31
303.#define bfd_mach_sh3_dsp 0x3d
304.#define bfd_mach_sh3e 0x3e
305.#define bfd_mach_sh4 0x40
306.#define bfd_mach_sh4_nofpu 0x41
307.#define bfd_mach_sh4_nommu_nofpu 0x42
308.#define bfd_mach_sh4a 0x4a
309.#define bfd_mach_sh4a_nofpu 0x4b
310.#define bfd_mach_sh4al_dsp 0x4d
07d6d2b8
AM
311. bfd_arch_alpha, {* Dec Alpha. *}
312.#define bfd_mach_alpha_ev4 0x10
313.#define bfd_mach_alpha_ev5 0x20
314.#define bfd_mach_alpha_ev6 0x30
c312a6a4 315. bfd_arch_arm, {* Advanced Risc Machines ARM. *}
5a6c6817 316.#define bfd_mach_arm_unknown 0
252b5132 317.#define bfd_mach_arm_2 1
478d07d6 318.#define bfd_mach_arm_2a 2
252b5132 319.#define bfd_mach_arm_3 3
07d6d2b8
AM
320.#define bfd_mach_arm_3M 4
321.#define bfd_mach_arm_4 5
322.#define bfd_mach_arm_4T 6
323.#define bfd_mach_arm_5 7
478d07d6 324.#define bfd_mach_arm_5T 8
077b8428
NC
325.#define bfd_mach_arm_5TE 9
326.#define bfd_mach_arm_XScale 10
fde78edd 327.#define bfd_mach_arm_ep9312 11
e16bb312 328.#define bfd_mach_arm_iWMMXt 12
2d447fca 329.#define bfd_mach_arm_iWMMXt2 13
c0c468d5
TP
330.#define bfd_mach_arm_5TEJ 14
331.#define bfd_mach_arm_6 15
332.#define bfd_mach_arm_6KZ 16
333.#define bfd_mach_arm_6T2 17
334.#define bfd_mach_arm_6K 18
335.#define bfd_mach_arm_7 19
336.#define bfd_mach_arm_6M 20
337.#define bfd_mach_arm_6SM 21
338.#define bfd_mach_arm_7EM 22
339.#define bfd_mach_arm_8 23
340.#define bfd_mach_arm_8R 24
341.#define bfd_mach_arm_8M_BASE 25
342.#define bfd_mach_arm_8M_MAIN 26
031254f2 343.#define bfd_mach_arm_8_1M_MAIN 27
07d6d2b8
AM
344. bfd_arch_nds32, {* Andes NDS32. *}
345.#define bfd_mach_n1 1
346.#define bfd_mach_n1h 2
347.#define bfd_mach_n1h_v2 3
348.#define bfd_mach_n1h_v3 4
349.#define bfd_mach_n1h_v3m 5
350. bfd_arch_ns32k, {* National Semiconductors ns32000. *}
07d6d2b8
AM
351. bfd_arch_tic30, {* Texas Instruments TMS320C30. *}
352. bfd_arch_tic4x, {* Texas Instruments TMS320C3X/4X. *}
353.#define bfd_mach_tic3x 30
354.#define bfd_mach_tic4x 40
355. bfd_arch_tic54x, {* Texas Instruments TMS320C54X. *}
356. bfd_arch_tic6x, {* Texas Instruments TMS320C6X. *}
07d6d2b8
AM
357. bfd_arch_v850, {* NEC V850. *}
358. bfd_arch_v850_rh850,{* NEC V850 (using RH850 ABI). *}
359.#define bfd_mach_v850 1
360.#define bfd_mach_v850e 'E'
361.#define bfd_mach_v850e1 '1'
362.#define bfd_mach_v850e2 0x4532
363.#define bfd_mach_v850e2v3 0x45325633
364.#define bfd_mach_v850e3v5 0x45335635 {* ('E'|'3'|'V'|'5'). *}
365. bfd_arch_arc, {* ARC Cores. *}
366.#define bfd_mach_arc_a4 0
367.#define bfd_mach_arc_a5 1
368.#define bfd_mach_arc_arc600 2
369.#define bfd_mach_arc_arc601 4
370.#define bfd_mach_arc_arc700 3
371.#define bfd_mach_arc_arcv2 5
372. bfd_arch_m32c, {* Renesas M16C/M32C. *}
373.#define bfd_mach_m16c 0x75
374.#define bfd_mach_m32c 0x78
375. bfd_arch_m32r, {* Renesas M32R (formerly Mitsubishi M32R/D). *}
686e4055 376.#define bfd_mach_m32r 1 {* For backwards compatibility. *}
a23ef39f 377.#define bfd_mach_m32rx 'x'
88845958 378.#define bfd_mach_m32r2 '2'
07d6d2b8
AM
379. bfd_arch_mn10200, {* Matsushita MN10200. *}
380. bfd_arch_mn10300, {* Matsushita MN10300. *}
381.#define bfd_mach_mn10300 300
31f8dc8f 382.#define bfd_mach_am33 330
b08fa4d3 383.#define bfd_mach_am33_2 332
252b5132
RH
384. bfd_arch_fr30,
385.#define bfd_mach_fr30 0x46523330
4e5ba5b7 386. bfd_arch_frv,
686e4055
AM
387.#define bfd_mach_frv 1
388.#define bfd_mach_frvsimple 2
4e5ba5b7
DB
389.#define bfd_mach_fr300 300
390.#define bfd_mach_fr400 400
676a64f4 391.#define bfd_mach_fr450 450
07d6d2b8 392.#define bfd_mach_frvtomcat 499 {* fr500 prototype. *}
4e5ba5b7 393.#define bfd_mach_fr500 500
9c8ee639 394.#define bfd_mach_fr550 550
07d6d2b8 395. bfd_arch_moxie, {* The moxie processor. *}
20135e4c 396.#define bfd_mach_moxie 1
07d6d2b8 397. bfd_arch_ft32, {* The ft32 processor. *}
3f8107ab 398.#define bfd_mach_ft32 1
81b42bca 399.#define bfd_mach_ft32b 2
252b5132 400. bfd_arch_mcore,
d9352518
DB
401. bfd_arch_mep,
402.#define bfd_mach_mep 1
403.#define bfd_mach_mep_h1 0x6831
4d28413b 404.#define bfd_mach_mep_c5 0x6335
a3c62988
NC
405. bfd_arch_metag,
406.#define bfd_mach_metag 1
07d6d2b8 407. bfd_arch_ia64, {* HP/Intel ia64. *}
686e4055
AM
408.#define bfd_mach_ia64_elf64 64
409.#define bfd_mach_ia64_elf32 32
cf88bb9f 410. bfd_arch_ip2k, {* Ubicom IP2K microcontrollers. *}
686e4055
AM
411.#define bfd_mach_ip2022 1
412.#define bfd_mach_ip2022ext 2
a75473eb 413. bfd_arch_iq2000, {* Vitesse IQ2000. *}
07d6d2b8
AM
414.#define bfd_mach_iq2000 1
415.#define bfd_mach_iq10 2
fd0de36e
JM
416. bfd_arch_bpf, {* Linux eBPF. *}
417.#define bfd_mach_bpf 1
07d6d2b8 418. bfd_arch_epiphany, {* Adapteva EPIPHANY. *}
cfb8c092
NC
419.#define bfd_mach_epiphany16 1
420.#define bfd_mach_epiphany32 2
d031aafb 421. bfd_arch_mt,
07d6d2b8
AM
422.#define bfd_mach_ms1 1
423.#define bfd_mach_mrisc2 2
424.#define bfd_mach_ms2 3
0bcb993b 425. bfd_arch_pj,
c312a6a4 426. bfd_arch_avr, {* Atmel AVR microcontrollers. *}
adde6300
AM
427.#define bfd_mach_avr1 1
428.#define bfd_mach_avr2 2
7b21ac3f 429.#define bfd_mach_avr25 25
adde6300 430.#define bfd_mach_avr3 3
7b21ac3f
EW
431.#define bfd_mach_avr31 31
432.#define bfd_mach_avr35 35
adde6300 433.#define bfd_mach_avr4 4
65aa24b6 434.#define bfd_mach_avr5 5
7b21ac3f 435.#define bfd_mach_avr51 51
28c9d252 436.#define bfd_mach_avr6 6
07d6d2b8
AM
437.#define bfd_mach_avrtiny 100
438.#define bfd_mach_avrxmega1 101
439.#define bfd_mach_avrxmega2 102
440.#define bfd_mach_avrxmega3 103
441.#define bfd_mach_avrxmega4 104
442.#define bfd_mach_avrxmega5 105
443.#define bfd_mach_avrxmega6 106
444.#define bfd_mach_avrxmega7 107
445. bfd_arch_bfin, {* ADI Blackfin. *}
446.#define bfd_mach_bfin 1
447. bfd_arch_cr16, {* National Semiconductor CompactRISC (ie CR16). *}
3d3d428f 448.#define bfd_mach_cr16 1
1fe1f39c
NC
449. bfd_arch_crx, {* National Semiconductor CRX. *}
450.#define bfd_mach_crx 1
07d6d2b8 451. bfd_arch_cris, {* Axis CRIS. *}
bac23f82
HPN
452.#define bfd_mach_cris_v0_v10 255
453.#define bfd_mach_cris_v32 32
454.#define bfd_mach_cris_v10_v32 1032
e23eba97
NC
455. bfd_arch_riscv,
456.#define bfd_mach_riscv32 132
457.#define bfd_mach_riscv64 164
99c513f6 458. bfd_arch_rl78,
07d6d2b8
AM
459.#define bfd_mach_rl78 0x75
460. bfd_arch_rx, {* Renesas RX. *}
461.#define bfd_mach_rx 0x75
c8c89dac
YS
462.#define bfd_mach_rx_v2 0x76
463.#define bfd_mach_rx_v3 0x77
07d6d2b8
AM
464. bfd_arch_s390, {* IBM s390. *}
465.#define bfd_mach_s390_31 31
466.#define bfd_mach_s390_64 64
467. bfd_arch_score, {* Sunplus score. *}
468.#define bfd_mach_score3 3
469.#define bfd_mach_score7 7
c312a6a4 470. bfd_arch_mmix, {* Donald Knuth's educational processor. *}
93fbbb04 471. bfd_arch_xstormy16,
686e4055 472.#define bfd_mach_xstormy16 1
2469cfa2 473. bfd_arch_msp430, {* Texas Instruments MSP430 architecture. *}
07d6d2b8
AM
474.#define bfd_mach_msp11 11
475.#define bfd_mach_msp110 110
476.#define bfd_mach_msp12 12
477.#define bfd_mach_msp13 13
478.#define bfd_mach_msp14 14
479.#define bfd_mach_msp15 15
480.#define bfd_mach_msp16 16
481.#define bfd_mach_msp20 20
482.#define bfd_mach_msp21 21
483.#define bfd_mach_msp22 22
484.#define bfd_mach_msp23 23
485.#define bfd_mach_msp24 24
486.#define bfd_mach_msp26 26
487.#define bfd_mach_msp31 31
488.#define bfd_mach_msp32 32
489.#define bfd_mach_msp33 33
490.#define bfd_mach_msp41 41
491.#define bfd_mach_msp42 42
492.#define bfd_mach_msp43 43
493.#define bfd_mach_msp44 44
494.#define bfd_mach_msp430x 45
495.#define bfd_mach_msp46 46
496.#define bfd_mach_msp47 47
497.#define bfd_mach_msp54 54
498. bfd_arch_xc16x, {* Infineon's XC16X Series. *}
499.#define bfd_mach_xc16x 1
500.#define bfd_mach_xc16xl 2
501.#define bfd_mach_xc16xs 3
502. bfd_arch_xgate, {* Freescale XGATE. *}
503.#define bfd_mach_xgate 1
e0001a05
NC
504. bfd_arch_xtensa, {* Tensilica's Xtensa cores. *}
505.#define bfd_mach_xtensa 1
3c9b82ba 506. bfd_arch_z80,
e1f85e11
AM
507.{* Zilog Z80 without undocumented opcodes. *}
508.#define bfd_mach_z80strict 1
509.{* Zilog Z180: successor with additional instructions, but without
510. halves of ix and iy. *}
511.#define bfd_mach_z180 2
512.{* Zilog Z80 with ixl, ixh, iyl, and iyh. *}
513.#define bfd_mach_z80 3
514.{* Zilog eZ80 (successor of Z80 & Z180) in Z80 (16-bit address) mode. *}
515.#define bfd_mach_ez80_z80 4
516.{* Zilog eZ80 (successor of Z80 & Z180) in ADL (24-bit address) mode. *}
517.#define bfd_mach_ez80_adl 5
518.{* Z80N *}
519.#define bfd_mach_z80n 6
520.{* Zilog Z80 with all undocumented instructions. *}
521.#define bfd_mach_z80full 7
522.{* GameBoy Z80 (reduced instruction set). *}
523.#define bfd_mach_gbz80 8
524.{* ASCII R800: successor with multiplication. *}
525.#define bfd_mach_r800 11
07d6d2b8
AM
526. bfd_arch_lm32, {* Lattice Mico32. *}
527.#define bfd_mach_lm32 1
528. bfd_arch_microblaze,{* Xilinx MicroBlaze. *}
529. bfd_arch_tilepro, {* Tilera TILEPro. *}
530. bfd_arch_tilegx, {* Tilera TILE-Gx. *}
531.#define bfd_mach_tilepro 1
532.#define bfd_mach_tilegx 1
533.#define bfd_mach_tilegx32 2
534. bfd_arch_aarch64, {* AArch64. *}
a06ea964 535.#define bfd_mach_aarch64 0
cec5225b 536.#define bfd_mach_aarch64_ilp32 32
07d6d2b8 537. bfd_arch_nios2, {* Nios II. *}
965b1d80
SL
538.#define bfd_mach_nios2 0
539.#define bfd_mach_nios2r1 1
540.#define bfd_mach_nios2r2 2
07d6d2b8 541. bfd_arch_visium, {* Visium. *}
d924db55 542.#define bfd_mach_visium 1
07d6d2b8
AM
543. bfd_arch_wasm32, {* WebAssembly. *}
544.#define bfd_mach_wasm32 1
545. bfd_arch_pru, {* PRU. *}
546.#define bfd_mach_pru 0
fe944acf
FT
547. bfd_arch_nfp, {* Netronome Flow Processor *}
548.#define bfd_mach_nfp3200 0x3200
549.#define bfd_mach_nfp6000 0x6000
b8891f8d
AJ
550. bfd_arch_csky, {* C-SKY. *}
551.#define bfd_mach_ck_unknown 0
552.#define bfd_mach_ck510 1
553.#define bfd_mach_ck610 2
554.#define bfd_mach_ck801 3
555.#define bfd_mach_ck802 4
556.#define bfd_mach_ck803 5
557.#define bfd_mach_ck807 6
558.#define bfd_mach_ck810 7
252b5132
RH
559. bfd_arch_last
560. };
252b5132
RH
561*/
562
563/*
252b5132
RH
564SUBSECTION
565 bfd_arch_info
566
567DESCRIPTION
568 This structure contains information on architectures for use
569 within BFD.
570
571.
0ef5a5bd 572.typedef struct bfd_arch_info
252b5132
RH
573.{
574. int bits_per_word;
575. int bits_per_address;
576. int bits_per_byte;
577. enum bfd_architecture arch;
578. unsigned long mach;
579. const char *arch_name;
580. const char *printable_name;
581. unsigned int section_align_power;
b34976b6 582. {* TRUE if this is the default machine for the architecture.
aa3d5824
AM
583. The default arch should be the first entry for an arch so that
584. all the entries for that arch can be accessed via <<next>>. *}
b34976b6 585. bfd_boolean the_default;
07d6d2b8
AM
586. const struct bfd_arch_info * (*compatible) (const struct bfd_arch_info *,
587. const struct bfd_arch_info *);
252b5132 588.
c58b9523 589. bfd_boolean (*scan) (const struct bfd_arch_info *, const char *);
252b5132 590.
b7761f11
L
591. {* Allocate via bfd_malloc and return a fill buffer of size COUNT. If
592. IS_BIGENDIAN is TRUE, the order of bytes is big endian. If CODE is
593. TRUE, the buffer contains code. *}
594. void *(*fill) (bfd_size_type count, bfd_boolean is_bigendian,
595. bfd_boolean code);
596.
252b5132 597. const struct bfd_arch_info *next;
aebcfb76
NC
598.
599. {* On some architectures the offset for a relocation can point into
600. the middle of an instruction. This field specifies the maximum
601. offset such a relocation can have (in octets). This affects the
602. behaviour of the disassembler, since a value greater than zero
603. means that it may need to disassemble an instruction twice, once
604. to get its length and then a second time to display it. If the
605. value is negative then this has to be done for every single
606. instruction, regardless of the offset of the reloc. *}
607. signed int max_reloc_offset_into_insn;
3b16e843
NC
608.}
609.bfd_arch_info_type;
610.
252b5132
RH
611*/
612
a06ea964 613extern const bfd_arch_info_type bfd_aarch64_arch;
252b5132
RH
614extern const bfd_arch_info_type bfd_alpha_arch;
615extern const bfd_arch_info_type bfd_arc_arch;
616extern const bfd_arch_info_type bfd_arm_arch;
3b16e843 617extern const bfd_arch_info_type bfd_avr_arch;
0f64bb02 618extern const bfd_arch_info_type bfd_bfin_arch;
3d3d428f 619extern const bfd_arch_info_type bfd_cr16_arch;
06c15ad7 620extern const bfd_arch_info_type bfd_cris_arch;
1fe1f39c 621extern const bfd_arch_info_type bfd_crx_arch;
b8891f8d 622extern const bfd_arch_info_type bfd_csky_arch;
252b5132
RH
623extern const bfd_arch_info_type bfd_d10v_arch;
624extern const bfd_arch_info_type bfd_d30v_arch;
d172d4ba 625extern const bfd_arch_info_type bfd_dlx_arch;
fd0de36e 626extern const bfd_arch_info_type bfd_bpf_arch;
cfb8c092 627extern const bfd_arch_info_type bfd_epiphany_arch;
3b16e843 628extern const bfd_arch_info_type bfd_fr30_arch;
4e5ba5b7 629extern const bfd_arch_info_type bfd_frv_arch;
252b5132 630extern const bfd_arch_info_type bfd_h8300_arch;
252b5132
RH
631extern const bfd_arch_info_type bfd_hppa_arch;
632extern const bfd_arch_info_type bfd_i386_arch;
bf64a951 633extern const bfd_arch_info_type bfd_iamcu_arch;
3b16e843 634extern const bfd_arch_info_type bfd_ia64_arch;
cf88bb9f 635extern const bfd_arch_info_type bfd_ip2k_arch;
a75473eb 636extern const bfd_arch_info_type bfd_iq2000_arch;
7a9068fe 637extern const bfd_arch_info_type bfd_k1om_arch;
9e675548 638extern const bfd_arch_info_type bfd_l1om_arch;
84e94c90 639extern const bfd_arch_info_type bfd_lm32_arch;
49f58d10 640extern const bfd_arch_info_type bfd_m32c_arch;
252b5132 641extern const bfd_arch_info_type bfd_m32r_arch;
60bcf0fa
NC
642extern const bfd_arch_info_type bfd_m68hc11_arch;
643extern const bfd_arch_info_type bfd_m68hc12_arch;
6927f982
NC
644extern const bfd_arch_info_type bfd_m9s12x_arch;
645extern const bfd_arch_info_type bfd_m9s12xg_arch;
7b4ae824 646extern const bfd_arch_info_type bfd_s12z_arch;
252b5132 647extern const bfd_arch_info_type bfd_m68k_arch;
3b16e843 648extern const bfd_arch_info_type bfd_mcore_arch;
d9352518 649extern const bfd_arch_info_type bfd_mep_arch;
a3c62988 650extern const bfd_arch_info_type bfd_metag_arch;
252b5132 651extern const bfd_arch_info_type bfd_mips_arch;
7ba29e2a 652extern const bfd_arch_info_type bfd_microblaze_arch;
3b16e843 653extern const bfd_arch_info_type bfd_mmix_arch;
252b5132
RH
654extern const bfd_arch_info_type bfd_mn10200_arch;
655extern const bfd_arch_info_type bfd_mn10300_arch;
9e675548 656extern const bfd_arch_info_type bfd_moxie_arch;
3f8107ab 657extern const bfd_arch_info_type bfd_ft32_arch;
2469cfa2 658extern const bfd_arch_info_type bfd_msp430_arch;
d031aafb 659extern const bfd_arch_info_type bfd_mt_arch;
35c08157 660extern const bfd_arch_info_type bfd_nds32_arch;
fe944acf 661extern const bfd_arch_info_type bfd_nfp_arch;
36591ba1 662extern const bfd_arch_info_type bfd_nios2_arch;
3b16e843 663extern const bfd_arch_info_type bfd_ns32k_arch;
73589c9d 664extern const bfd_arch_info_type bfd_or1k_arch;
e135f41b 665extern const bfd_arch_info_type bfd_pdp11_arch;
3b16e843 666extern const bfd_arch_info_type bfd_pj_arch;
899f54f5
AM
667extern const bfd_arch_info_type bfd_powerpc_archs[];
668#define bfd_powerpc_arch bfd_powerpc_archs[0]
889294f6 669extern const bfd_arch_info_type bfd_pru_arch;
e23eba97 670extern const bfd_arch_info_type bfd_riscv_arch;
252b5132 671extern const bfd_arch_info_type bfd_rs6000_arch;
99c513f6 672extern const bfd_arch_info_type bfd_rl78_arch;
c7927a3c 673extern const bfd_arch_info_type bfd_rx_arch;
3b16e843 674extern const bfd_arch_info_type bfd_s390_arch;
1c0d3aa6 675extern const bfd_arch_info_type bfd_score_arch;
252b5132
RH
676extern const bfd_arch_info_type bfd_sh_arch;
677extern const bfd_arch_info_type bfd_sparc_arch;
e9f53129 678extern const bfd_arch_info_type bfd_spu_arch;
252b5132 679extern const bfd_arch_info_type bfd_tic30_arch;
026df7c5 680extern const bfd_arch_info_type bfd_tic4x_arch;
81635ce4 681extern const bfd_arch_info_type bfd_tic54x_arch;
40b36596 682extern const bfd_arch_info_type bfd_tic6x_arch;
aa137e4d
NC
683extern const bfd_arch_info_type bfd_tilegx_arch;
684extern const bfd_arch_info_type bfd_tilepro_arch;
3b16e843 685extern const bfd_arch_info_type bfd_v850_arch;
de863c74 686extern const bfd_arch_info_type bfd_v850_rh850_arch;
252b5132 687extern const bfd_arch_info_type bfd_vax_arch;
d924db55 688extern const bfd_arch_info_type bfd_visium_arch;
8fb740dd 689extern const bfd_arch_info_type bfd_wasm32_arch;
93fbbb04 690extern const bfd_arch_info_type bfd_xstormy16_arch;
e0001a05 691extern const bfd_arch_info_type bfd_xtensa_arch;
d70c5fc7 692extern const bfd_arch_info_type bfd_xc16x_arch;
a8acc5fb 693extern const bfd_arch_info_type bfd_xgate_arch;
3c9b82ba 694extern const bfd_arch_info_type bfd_z80_arch;
3b16e843 695extern const bfd_arch_info_type bfd_z8k_arch;
252b5132 696
3b16e843
NC
697static const bfd_arch_info_type * const bfd_archures_list[] =
698 {
252b5132 699#ifdef SELECT_ARCHITECTURES
3b16e843 700 SELECT_ARCHITECTURES,
252b5132 701#else
a06ea964 702 &bfd_aarch64_arch,
3b16e843
NC
703 &bfd_alpha_arch,
704 &bfd_arc_arch,
705 &bfd_arm_arch,
706 &bfd_avr_arch,
0f64bb02 707 &bfd_bfin_arch,
3d3d428f 708 &bfd_cr16_arch,
3b16e843 709 &bfd_cris_arch,
1fe1f39c 710 &bfd_crx_arch,
b8891f8d 711 &bfd_csky_arch,
3b16e843
NC
712 &bfd_d10v_arch,
713 &bfd_d30v_arch,
d172d4ba 714 &bfd_dlx_arch,
fd0de36e 715 &bfd_bpf_arch,
cfb8c092 716 &bfd_epiphany_arch,
3b16e843 717 &bfd_fr30_arch,
4e5ba5b7 718 &bfd_frv_arch,
3b16e843 719 &bfd_h8300_arch,
3b16e843 720 &bfd_hppa_arch,
3b16e843 721 &bfd_i386_arch,
bf64a951 722 &bfd_iamcu_arch,
3b16e843 723 &bfd_ia64_arch,
cf88bb9f 724 &bfd_ip2k_arch,
a75473eb 725 &bfd_iq2000_arch,
7a9068fe 726 &bfd_k1om_arch,
9e675548 727 &bfd_l1om_arch,
84e94c90 728 &bfd_lm32_arch,
e729279b 729 &bfd_m32c_arch,
3b16e843
NC
730 &bfd_m32r_arch,
731 &bfd_m68hc11_arch,
732 &bfd_m68hc12_arch,
6927f982
NC
733 &bfd_m9s12x_arch,
734 &bfd_m9s12xg_arch,
7b4ae824 735 &bfd_s12z_arch,
3b16e843 736 &bfd_m68k_arch,
3b16e843 737 &bfd_mcore_arch,
d9352518 738 &bfd_mep_arch,
a3c62988 739 &bfd_metag_arch,
7ba29e2a 740 &bfd_microblaze_arch,
3b16e843
NC
741 &bfd_mips_arch,
742 &bfd_mmix_arch,
743 &bfd_mn10200_arch,
744 &bfd_mn10300_arch,
9e675548 745 &bfd_moxie_arch,
3f8107ab 746 &bfd_ft32_arch,
2469cfa2 747 &bfd_msp430_arch,
9e675548 748 &bfd_mt_arch,
35c08157 749 &bfd_nds32_arch,
fe944acf 750 &bfd_nfp_arch,
36591ba1 751 &bfd_nios2_arch,
3b16e843 752 &bfd_ns32k_arch,
73589c9d 753 &bfd_or1k_arch,
3b16e843
NC
754 &bfd_pdp11_arch,
755 &bfd_powerpc_arch,
889294f6 756 &bfd_pru_arch,
e23eba97 757 &bfd_riscv_arch,
99c513f6 758 &bfd_rl78_arch,
e23eba97 759 &bfd_rs6000_arch,
c7927a3c 760 &bfd_rx_arch,
3b16e843 761 &bfd_s390_arch,
1c0d3aa6 762 &bfd_score_arch,
3b16e843
NC
763 &bfd_sh_arch,
764 &bfd_sparc_arch,
e9f53129 765 &bfd_spu_arch,
3b16e843 766 &bfd_tic30_arch,
026df7c5 767 &bfd_tic4x_arch,
3b16e843 768 &bfd_tic54x_arch,
40b36596 769 &bfd_tic6x_arch,
aa137e4d
NC
770 &bfd_tilegx_arch,
771 &bfd_tilepro_arch,
3b16e843 772 &bfd_v850_arch,
de863c74 773 &bfd_v850_rh850_arch,
3b16e843 774 &bfd_vax_arch,
d924db55 775 &bfd_visium_arch,
8fb740dd 776 &bfd_wasm32_arch,
3b16e843 777 &bfd_xstormy16_arch,
e0001a05 778 &bfd_xtensa_arch,
d70c5fc7 779 &bfd_xc16x_arch,
a8acc5fb 780 &bfd_xgate_arch,
3c9b82ba 781 &bfd_z80_arch,
3b16e843 782 &bfd_z8k_arch,
252b5132
RH
783#endif
784 0
785};
786
787/*
788FUNCTION
789 bfd_printable_name
790
791SYNOPSIS
c58b9523 792 const char *bfd_printable_name (bfd *abfd);
252b5132
RH
793
794DESCRIPTION
795 Return a printable string representing the architecture and machine
796 from the pointer to the architecture info structure.
797
798*/
799
800const char *
c58b9523 801bfd_printable_name (bfd *abfd)
252b5132
RH
802{
803 return abfd->arch_info->printable_name;
804}
805
252b5132
RH
806/*
807FUNCTION
808 bfd_scan_arch
809
810SYNOPSIS
c58b9523 811 const bfd_arch_info_type *bfd_scan_arch (const char *string);
252b5132
RH
812
813DESCRIPTION
814 Figure out if BFD supports any cpu which could be described with
815 the name @var{string}. Return a pointer to an <<arch_info>>
816 structure if a machine is found, otherwise NULL.
252b5132
RH
817*/
818
819const bfd_arch_info_type *
c58b9523 820bfd_scan_arch (const char *string)
252b5132
RH
821{
822 const bfd_arch_info_type * const *app, *ap;
823
047066e1 824 /* Look through all the installed architectures. */
252b5132
RH
825 for (app = bfd_archures_list; *app != NULL; app++)
826 {
827 for (ap = *app; ap != NULL; ap = ap->next)
828 {
829 if (ap->scan (ap, string))
830 return ap;
831 }
832 }
833
834 return NULL;
835}
836
252b5132
RH
837/*
838FUNCTION
839 bfd_arch_list
840
841SYNOPSIS
c58b9523 842 const char **bfd_arch_list (void);
252b5132
RH
843
844DESCRIPTION
845 Return a freshly malloced NULL-terminated vector of the names
846 of all the valid BFD architectures. Do not modify the names.
252b5132
RH
847*/
848
849const char **
c58b9523 850bfd_arch_list (void)
252b5132
RH
851{
852 int vec_length = 0;
853 const char **name_ptr;
854 const char **name_list;
855 const bfd_arch_info_type * const *app;
986f0783 856 size_t amt;
252b5132 857
047066e1 858 /* Determine the number of architectures. */
252b5132
RH
859 vec_length = 0;
860 for (app = bfd_archures_list; *app != NULL; app++)
861 {
862 const bfd_arch_info_type *ap;
863 for (ap = *app; ap != NULL; ap = ap->next)
864 {
865 vec_length++;
866 }
867 }
868
dc810e39 869 amt = (vec_length + 1) * sizeof (char **);
a50b1753 870 name_list = (const char **) bfd_malloc (amt);
252b5132
RH
871 if (name_list == NULL)
872 return NULL;
873
047066e1 874 /* Point the list at each of the names. */
252b5132
RH
875 name_ptr = name_list;
876 for (app = bfd_archures_list; *app != NULL; app++)
877 {
878 const bfd_arch_info_type *ap;
879 for (ap = *app; ap != NULL; ap = ap->next)
880 {
881 *name_ptr = ap->printable_name;
882 name_ptr++;
883 }
884 }
885 *name_ptr = NULL;
886
887 return name_list;
888}
889
252b5132
RH
890/*
891FUNCTION
892 bfd_arch_get_compatible
893
894SYNOPSIS
c58b9523
AM
895 const bfd_arch_info_type *bfd_arch_get_compatible
896 (const bfd *abfd, const bfd *bbfd, bfd_boolean accept_unknowns);
252b5132
RH
897
898DESCRIPTION
312b768e
NC
899 Determine whether two BFDs' architectures and machine types
900 are compatible. Calculates the lowest common denominator
901 between the two architectures and machine types implied by
902 the BFDs and returns a pointer to an <<arch_info>> structure
903 describing the compatible machine.
252b5132
RH
904*/
905
906const bfd_arch_info_type *
c58b9523
AM
907bfd_arch_get_compatible (const bfd *abfd,
908 const bfd *bbfd,
909 bfd_boolean accept_unknowns)
252b5132 910{
d50ec8a7 911 const bfd *ubfd, *kbfd;
312b768e
NC
912
913 /* Look for an unknown architecture. */
d50ec8a7
AM
914 if (abfd->arch_info->arch == bfd_arch_unknown)
915 ubfd = abfd, kbfd = bbfd;
916 else if (bbfd->arch_info->arch == bfd_arch_unknown)
917 ubfd = bbfd, kbfd = abfd;
918 else
919 /* Otherwise architecture-specific code has to decide. */
920 return abfd->arch_info->compatible (abfd->arch_info, bbfd->arch_info);
921
b986869b
L
922 /* We can allow an unknown architecture if accept_unknowns is true,
923 if UBFD is an IR object, or if the target is the "binary" format,
924 which has an unknown architecture. Since the binary format can
d50ec8a7
AM
925 only be set by explicit request from the user, it is safe
926 to assume that they know what they are doing. */
927 if (accept_unknowns
b986869b 928 || ubfd->plugin_format == bfd_plugin_yes
d50ec8a7
AM
929 || strcmp (bfd_get_target (ubfd), "binary") == 0)
930 return kbfd->arch_info;
931 return NULL;
252b5132
RH
932}
933
252b5132
RH
934/*
935INTERNAL_DEFINITION
936 bfd_default_arch_struct
937
938DESCRIPTION
939 The <<bfd_default_arch_struct>> is an item of
940 <<bfd_arch_info_type>> which has been initialized to a fairly
941 generic state. A BFD starts life by pointing to this
942 structure, until the correct back end has determined the real
943 architecture of the file.
944
945.extern const bfd_arch_info_type bfd_default_arch_struct;
252b5132
RH
946*/
947
aebcfb76
NC
948const bfd_arch_info_type bfd_default_arch_struct =
949{
b34976b6 950 32, 32, 8, bfd_arch_unknown, 0, "unknown", "unknown", 2, TRUE,
047066e1
KH
951 bfd_default_compatible,
952 bfd_default_scan,
b7761f11 953 bfd_arch_default_fill,
aebcfb76 954 0, 0
252b5132
RH
955};
956
957/*
958FUNCTION
959 bfd_set_arch_info
960
961SYNOPSIS
c58b9523 962 void bfd_set_arch_info (bfd *abfd, const bfd_arch_info_type *arg);
252b5132
RH
963
964DESCRIPTION
965 Set the architecture info of @var{abfd} to @var{arg}.
966*/
967
968void
c58b9523 969bfd_set_arch_info (bfd *abfd, const bfd_arch_info_type *arg)
252b5132
RH
970{
971 abfd->arch_info = arg;
972}
973
974/*
00dad9a4 975FUNCTION
252b5132
RH
976 bfd_default_set_arch_mach
977
978SYNOPSIS
c58b9523
AM
979 bfd_boolean bfd_default_set_arch_mach
980 (bfd *abfd, enum bfd_architecture arch, unsigned long mach);
252b5132
RH
981
982DESCRIPTION
983 Set the architecture and machine type in BFD @var{abfd}
984 to @var{arch} and @var{mach}. Find the correct
985 pointer to a structure and insert it into the <<arch_info>>
0ef5a5bd 986 pointer.
252b5132
RH
987*/
988
b34976b6 989bfd_boolean
c58b9523
AM
990bfd_default_set_arch_mach (bfd *abfd,
991 enum bfd_architecture arch,
992 unsigned long mach)
252b5132 993{
99dc0092
AM
994 abfd->arch_info = bfd_lookup_arch (arch, mach);
995 if (abfd->arch_info != NULL)
b34976b6 996 return TRUE;
252b5132
RH
997
998 abfd->arch_info = &bfd_default_arch_struct;
999 bfd_set_error (bfd_error_bad_value);
b34976b6 1000 return FALSE;
252b5132
RH
1001}
1002
252b5132
RH
1003/*
1004FUNCTION
1005 bfd_get_arch
1006
1007SYNOPSIS
01c2b261 1008 enum bfd_architecture bfd_get_arch (const bfd *abfd);
252b5132
RH
1009
1010DESCRIPTION
1011 Return the enumerated type which describes the BFD @var{abfd}'s
1012 architecture.
252b5132
RH
1013*/
1014
1015enum bfd_architecture
01c2b261 1016bfd_get_arch (const bfd *abfd)
252b5132 1017{
047066e1 1018 return abfd->arch_info->arch;
252b5132
RH
1019}
1020
1021/*
1022FUNCTION
1023 bfd_get_mach
1024
1025SYNOPSIS
01c2b261 1026 unsigned long bfd_get_mach (const bfd *abfd);
252b5132
RH
1027
1028DESCRIPTION
1029 Return the long type which describes the BFD @var{abfd}'s
1030 machine.
1031*/
1032
0ef5a5bd 1033unsigned long
01c2b261 1034bfd_get_mach (const bfd *abfd)
252b5132 1035{
047066e1 1036 return abfd->arch_info->mach;
252b5132
RH
1037}
1038
1039/*
1040FUNCTION
1041 bfd_arch_bits_per_byte
1042
1043SYNOPSIS
01c2b261 1044 unsigned int bfd_arch_bits_per_byte (const bfd *abfd);
252b5132
RH
1045
1046DESCRIPTION
1047 Return the number of bits in one of the BFD @var{abfd}'s
1048 architecture's bytes.
252b5132
RH
1049*/
1050
1051unsigned int
01c2b261 1052bfd_arch_bits_per_byte (const bfd *abfd)
252b5132
RH
1053{
1054 return abfd->arch_info->bits_per_byte;
1055}
1056
1057/*
1058FUNCTION
1059 bfd_arch_bits_per_address
1060
1061SYNOPSIS
01c2b261 1062 unsigned int bfd_arch_bits_per_address (const bfd *abfd);
252b5132
RH
1063
1064DESCRIPTION
1065 Return the number of bits in one of the BFD @var{abfd}'s
1066 architecture's addresses.
1067*/
1068
1069unsigned int
01c2b261 1070bfd_arch_bits_per_address (const bfd *abfd)
252b5132
RH
1071{
1072 return abfd->arch_info->bits_per_address;
1073}
1074
252b5132 1075/*
0ef5a5bd 1076INTERNAL_FUNCTION
252b5132
RH
1077 bfd_default_compatible
1078
1079SYNOPSIS
1080 const bfd_arch_info_type *bfd_default_compatible
c58b9523 1081 (const bfd_arch_info_type *a, const bfd_arch_info_type *b);
252b5132
RH
1082
1083DESCRIPTION
1084 The default function for testing for compatibility.
1085*/
1086
1087const bfd_arch_info_type *
c58b9523
AM
1088bfd_default_compatible (const bfd_arch_info_type *a,
1089 const bfd_arch_info_type *b)
252b5132
RH
1090{
1091 if (a->arch != b->arch)
1092 return NULL;
1093
b74fa2cd
AM
1094 if (a->bits_per_word != b->bits_per_word)
1095 return NULL;
1096
252b5132
RH
1097 if (a->mach > b->mach)
1098 return a;
1099
1100 if (b->mach > a->mach)
1101 return b;
1102
1103 return a;
1104}
1105
252b5132
RH
1106/*
1107INTERNAL_FUNCTION
1108 bfd_default_scan
1109
1110SYNOPSIS
c58b9523
AM
1111 bfd_boolean bfd_default_scan
1112 (const struct bfd_arch_info *info, const char *string);
252b5132
RH
1113
1114DESCRIPTION
1115 The default function for working out whether this is an
1116 architecture hit and a machine hit.
1117*/
1118
b34976b6 1119bfd_boolean
c58b9523 1120bfd_default_scan (const bfd_arch_info_type *info, const char *string)
252b5132
RH
1121{
1122 const char *ptr_src;
1123 const char *ptr_tst;
1124 unsigned long number;
1125 enum bfd_architecture arch;
1126 const char *printable_name_colon;
1127
1128 /* Exact match of the architecture name (ARCH_NAME) and also the
047066e1 1129 default architecture? */
252b5132
RH
1130 if (strcasecmp (string, info->arch_name) == 0
1131 && info->the_default)
b34976b6 1132 return TRUE;
252b5132 1133
047066e1 1134 /* Exact match of the machine name (PRINTABLE_NAME)? */
252b5132 1135 if (strcasecmp (string, info->printable_name) == 0)
b34976b6 1136 return TRUE;
0ef5a5bd 1137
252b5132 1138 /* Given that printable_name contains no colon, attempt to match:
047066e1 1139 ARCH_NAME [ ":" ] PRINTABLE_NAME? */
252b5132
RH
1140 printable_name_colon = strchr (info->printable_name, ':');
1141 if (printable_name_colon == NULL)
1142 {
dc810e39 1143 size_t strlen_arch_name = strlen (info->arch_name);
252b5132
RH
1144 if (strncasecmp (string, info->arch_name, strlen_arch_name) == 0)
1145 {
1146 if (string[strlen_arch_name] == ':')
1147 {
1148 if (strcasecmp (string + strlen_arch_name + 1,
1149 info->printable_name) == 0)
b34976b6 1150 return TRUE;
252b5132
RH
1151 }
1152 else
1153 {
1154 if (strcasecmp (string + strlen_arch_name,
1155 info->printable_name) == 0)
b34976b6 1156 return TRUE;
252b5132
RH
1157 }
1158 }
1159 }
1160
1161 /* Given that PRINTABLE_NAME has the form: <arch> ":" <mach>;
047066e1 1162 Attempt to match: <arch> <mach>? */
252b5132
RH
1163 if (printable_name_colon != NULL)
1164 {
dc810e39 1165 size_t colon_index = printable_name_colon - info->printable_name;
252b5132
RH
1166 if (strncasecmp (string, info->printable_name, colon_index) == 0
1167 && strcasecmp (string + colon_index,
1168 info->printable_name + colon_index + 1) == 0)
b34976b6 1169 return TRUE;
252b5132
RH
1170 }
1171
1172 /* Given that PRINTABLE_NAME has the form: <arch> ":" <mach>; Do not
5c4491d3 1173 attempt to match just <mach>, it could be ambiguous. This test
0ef5a5bd 1174 is left until later. */
252b5132 1175
047066e1
KH
1176 /* NOTE: The below is retained for compatibility only. Please do
1177 not add to this code. */
252b5132
RH
1178
1179 /* See how much of the supplied string matches with the
1180 architecture, eg the string m68k:68020 would match the 68k entry
047066e1 1181 up to the :, then we get left with the machine number. */
252b5132 1182
0ef5a5bd 1183 for (ptr_src = string, ptr_tst = info->arch_name;
252b5132 1184 *ptr_src && *ptr_tst;
0ef5a5bd 1185 ptr_src++, ptr_tst++)
252b5132 1186 {
047066e1
KH
1187 if (*ptr_src != *ptr_tst)
1188 break;
252b5132
RH
1189 }
1190
1191 /* Chewed up as much of the architecture as will match, skip any
047066e1 1192 colons. */
252b5132
RH
1193 if (*ptr_src == ':')
1194 ptr_src++;
0ef5a5bd 1195
252b5132
RH
1196 if (*ptr_src == 0)
1197 {
047066e1
KH
1198 /* Nothing more, then only keep this one if it is the default
1199 machine for this architecture. */
252b5132
RH
1200 return info->the_default;
1201 }
1202
1203 number = 0;
3882b010 1204 while (ISDIGIT (*ptr_src))
252b5132 1205 {
047066e1 1206 number = number * 10 + *ptr_src - '0';
252b5132
RH
1207 ptr_src++;
1208 }
1209
1210 /* NOTE: The below is retained for compatibility only.
0ef5a5bd 1211 PLEASE DO NOT ADD TO THIS CODE. */
252b5132 1212
0ef5a5bd 1213 switch (number)
252b5132 1214 {
0ef5a5bd 1215 case 68000:
252b5132
RH
1216 arch = bfd_arch_m68k;
1217 number = bfd_mach_m68000;
1218 break;
1219 case 68010:
1220 arch = bfd_arch_m68k;
1221 number = bfd_mach_m68010;
1222 break;
1223 case 68020:
1224 arch = bfd_arch_m68k;
1225 number = bfd_mach_m68020;
1226 break;
1227 case 68030:
1228 arch = bfd_arch_m68k;
1229 number = bfd_mach_m68030;
1230 break;
1231 case 68040:
1232 arch = bfd_arch_m68k;
1233 number = bfd_mach_m68040;
1234 break;
1235 case 68060:
1236 arch = bfd_arch_m68k;
1237 number = bfd_mach_m68060;
1238 break;
1239 case 68332:
1240 arch = bfd_arch_m68k;
1241 number = bfd_mach_cpu32;
1242 break;
3cac17ae
NC
1243 case 5200:
1244 arch = bfd_arch_m68k;
0b2e31dc 1245 number = bfd_mach_mcf_isa_a_nodiv;
3cac17ae
NC
1246 break;
1247 case 5206:
1248 arch = bfd_arch_m68k;
0b2e31dc 1249 number = bfd_mach_mcf_isa_a_mac;
3cac17ae
NC
1250 break;
1251 case 5307:
1252 arch = bfd_arch_m68k;
0b2e31dc 1253 number = bfd_mach_mcf_isa_a_mac;
3cac17ae
NC
1254 break;
1255 case 5407:
1256 arch = bfd_arch_m68k;
0b2e31dc 1257 number = bfd_mach_mcf_isa_b_nousp_mac;
3cac17ae 1258 break;
3e602632
NC
1259 case 5282:
1260 arch = bfd_arch_m68k;
0b2e31dc 1261 number = bfd_mach_mcf_isa_aplus_emac;
3e602632 1262 break;
252b5132 1263
252b5132
RH
1264 case 3000:
1265 arch = bfd_arch_mips;
1266 number = bfd_mach_mips3000;
1267 break;
1268
1269 case 4000:
1270 arch = bfd_arch_mips;
1271 number = bfd_mach_mips4000;
1272 break;
1273
1274 case 6000:
1275 arch = bfd_arch_rs6000;
1276 break;
1277
d4845d57
JR
1278 case 7410:
1279 arch = bfd_arch_sh;
1280 number = bfd_mach_sh_dsp;
1281 break;
1282
1283 case 7708:
1284 arch = bfd_arch_sh;
1285 number = bfd_mach_sh3;
1286 break;
1287
1288 case 7729:
1289 arch = bfd_arch_sh;
1290 number = bfd_mach_sh3_dsp;
1291 break;
1292
1293 case 7750:
1294 arch = bfd_arch_sh;
1295 number = bfd_mach_sh4;
1296 break;
1297
0ef5a5bd 1298 default:
b34976b6 1299 return FALSE;
252b5132
RH
1300 }
1301
0ef5a5bd 1302 if (arch != info->arch)
b34976b6 1303 return FALSE;
252b5132
RH
1304
1305 if (number != info->mach)
b34976b6 1306 return FALSE;
252b5132 1307
b34976b6 1308 return TRUE;
252b5132
RH
1309}
1310
252b5132
RH
1311/*
1312FUNCTION
1313 bfd_get_arch_info
1314
1315SYNOPSIS
c58b9523 1316 const bfd_arch_info_type *bfd_get_arch_info (bfd *abfd);
252b5132
RH
1317
1318DESCRIPTION
1319 Return the architecture info struct in @var{abfd}.
1320*/
1321
1322const bfd_arch_info_type *
c58b9523 1323bfd_get_arch_info (bfd *abfd)
252b5132
RH
1324{
1325 return abfd->arch_info;
1326}
1327
252b5132
RH
1328/*
1329FUNCTION
1330 bfd_lookup_arch
1331
1332SYNOPSIS
1333 const bfd_arch_info_type *bfd_lookup_arch
c58b9523 1334 (enum bfd_architecture arch, unsigned long machine);
252b5132
RH
1335
1336DESCRIPTION
5c4491d3 1337 Look for the architecture info structure which matches the
252b5132
RH
1338 arguments @var{arch} and @var{machine}. A machine of 0 matches the
1339 machine/architecture structure which marks itself as the
aa3d5824 1340 default.
252b5132
RH
1341*/
1342
0ef5a5bd 1343const bfd_arch_info_type *
c58b9523 1344bfd_lookup_arch (enum bfd_architecture arch, unsigned long machine)
252b5132
RH
1345{
1346 const bfd_arch_info_type * const *app, *ap;
1347
1348 for (app = bfd_archures_list; *app != NULL; app++)
1349 {
1350 for (ap = *app; ap != NULL; ap = ap->next)
1351 {
1352 if (ap->arch == arch
1353 && (ap->mach == machine
1354 || (machine == 0 && ap->the_default)))
1355 return ap;
1356 }
1357 }
1358
1359 return NULL;
1360}
1361
252b5132
RH
1362/*
1363FUNCTION
1364 bfd_printable_arch_mach
1365
1366SYNOPSIS
1367 const char *bfd_printable_arch_mach
c58b9523 1368 (enum bfd_architecture arch, unsigned long machine);
252b5132
RH
1369
1370DESCRIPTION
1371 Return a printable string representing the architecture and
0ef5a5bd 1372 machine type.
252b5132
RH
1373
1374 This routine is depreciated.
1375*/
1376
1377const char *
c58b9523 1378bfd_printable_arch_mach (enum bfd_architecture arch, unsigned long machine)
252b5132 1379{
047066e1 1380 const bfd_arch_info_type *ap = bfd_lookup_arch (arch, machine);
252b5132 1381
047066e1
KH
1382 if (ap)
1383 return ap->printable_name;
1384 return "UNKNOWN!";
252b5132 1385}
9a968f43
NC
1386
1387/*
1388FUNCTION
1389 bfd_octets_per_byte
1390
1391SYNOPSIS
61826503
CE
1392 unsigned int bfd_octets_per_byte (const bfd *abfd,
1393 const asection *sec);
9a968f43
NC
1394
1395DESCRIPTION
1396 Return the number of octets (8-bit quantities) per target byte
07d6d2b8
AM
1397 (minimum addressable unit). In most cases, this will be one, but some
1398 DSP targets have 16, 32, or even 48 bits per byte.
9a968f43
NC
1399*/
1400
f6af82bd 1401unsigned int
61826503 1402bfd_octets_per_byte (const bfd *abfd, const asection *sec)
9a968f43 1403{
61826503
CE
1404 if (bfd_get_flavour (abfd) == bfd_target_elf_flavour
1405 && sec != NULL
1406 && (sec->flags & SEC_ELF_OCTETS) != 0)
bb294208 1407 return 1;
61826503 1408
bb294208
AM
1409 return bfd_arch_mach_octets_per_byte (bfd_get_arch (abfd),
1410 bfd_get_mach (abfd));
9a968f43
NC
1411}
1412
1413/*
1414FUNCTION
1415 bfd_arch_mach_octets_per_byte
1416
1417SYNOPSIS
c58b9523
AM
1418 unsigned int bfd_arch_mach_octets_per_byte
1419 (enum bfd_architecture arch, unsigned long machine);
9a968f43
NC
1420
1421DESCRIPTION
1422 See bfd_octets_per_byte.
0ef5a5bd 1423
07d6d2b8
AM
1424 This routine is provided for those cases where a bfd * is not
1425 available
9a968f43
NC
1426*/
1427
f6af82bd 1428unsigned int
c58b9523
AM
1429bfd_arch_mach_octets_per_byte (enum bfd_architecture arch,
1430 unsigned long mach)
9a968f43 1431{
047066e1 1432 const bfd_arch_info_type *ap = bfd_lookup_arch (arch, mach);
0ef5a5bd 1433
047066e1
KH
1434 if (ap)
1435 return ap->bits_per_byte / 8;
1436 return 1;
9a968f43 1437}
b7761f11
L
1438
1439/*
1440INTERNAL_FUNCTION
1441 bfd_arch_default_fill
1442
1443SYNOPSIS
1444 void *bfd_arch_default_fill (bfd_size_type count,
1445 bfd_boolean is_bigendian,
1446 bfd_boolean code);
1447
1448DESCRIPTION
1449 Allocate via bfd_malloc and return a fill buffer of size COUNT.
1450 If IS_BIGENDIAN is TRUE, the order of bytes is big endian. If
1451 CODE is TRUE, the buffer contains code.
1452*/
1453
1454void *
1455bfd_arch_default_fill (bfd_size_type count,
1456 bfd_boolean is_bigendian ATTRIBUTE_UNUSED,
1457 bfd_boolean code ATTRIBUTE_UNUSED)
1458{
1459 void *fill = bfd_malloc (count);
1460 if (fill != NULL)
1461 memset (fill, 0, count);
1462 return fill;
1463}
d00dd7dc
AM
1464
1465bfd_boolean
1466_bfd_nowrite_set_arch_mach (bfd *abfd,
1467 enum bfd_architecture arch ATTRIBUTE_UNUSED,
1468 unsigned long mach ATTRIBUTE_UNUSED)
1469{
1470 return _bfd_bool_bfd_false_error (abfd);
1471}