]> git.ipfire.org Git - thirdparty/binutils-gdb.git/blame - opcodes/aarch64-asm.h
Automatic date update in version.in
[thirdparty/binutils-gdb.git] / opcodes / aarch64-asm.h
CommitLineData
a06ea964 1/* aarch64-asm.h -- Header file for aarch64-asm.c and aarch64-asm-2.c.
b3adc24a 2 Copyright (C) 2012-2020 Free Software Foundation, Inc.
a06ea964
NC
3 Contributed by ARM Ltd.
4
5 This file is part of the GNU opcodes library.
6
7 This library is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 3, or (at your option)
10 any later version.
11
12 It is distributed in the hope that it will be useful, but WITHOUT
13 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
14 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
15 License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program; see the file COPYING3. If not,
19 see <http://www.gnu.org/licenses/>. */
20
21#ifndef OPCODES_AARCH64_ASM_H
22#define OPCODES_AARCH64_ASM_H
23
24#include "aarch64-opc.h"
25
26/* Given OPCODE, return the opcode entry that OPCODE aliases to, e.g.
27 given LSL, return UBFM. */
28
29const aarch64_opcode* aarch64_find_real_opcode (const aarch64_opcode *);
30
31/* Switch-table-based high-level operand inserter. */
32
561a72d4 33bfd_boolean aarch64_insert_operand (const aarch64_operand *,
a06ea964 34 const aarch64_opnd_info *, aarch64_insn *,
561a72d4
TC
35 const aarch64_inst *,
36 aarch64_operand_error *);
a06ea964
NC
37
38/* Operand inserters. */
39
40#define AARCH64_DECL_OPD_INSERTER(x) \
561a72d4
TC
41 bfd_boolean aarch64_##x (const aarch64_operand *, const aarch64_opnd_info *, \
42 aarch64_insn *, const aarch64_inst *, \
43 aarch64_operand_error *)
a06ea964 44
c2e5c986 45AARCH64_DECL_OPD_INSERTER (ins_none);
a06ea964
NC
46AARCH64_DECL_OPD_INSERTER (ins_regno);
47AARCH64_DECL_OPD_INSERTER (ins_reglane);
48AARCH64_DECL_OPD_INSERTER (ins_reglist);
49AARCH64_DECL_OPD_INSERTER (ins_ldst_reglist);
50AARCH64_DECL_OPD_INSERTER (ins_ldst_reglist_r);
51AARCH64_DECL_OPD_INSERTER (ins_ldst_elemlist);
52AARCH64_DECL_OPD_INSERTER (ins_advsimd_imm_shift);
53AARCH64_DECL_OPD_INSERTER (ins_imm);
54AARCH64_DECL_OPD_INSERTER (ins_imm_half);
55AARCH64_DECL_OPD_INSERTER (ins_advsimd_imm_modified);
aa2aa4c6 56AARCH64_DECL_OPD_INSERTER (ins_fpimm);
a06ea964
NC
57AARCH64_DECL_OPD_INSERTER (ins_fbits);
58AARCH64_DECL_OPD_INSERTER (ins_aimm);
59AARCH64_DECL_OPD_INSERTER (ins_limm);
e950b345 60AARCH64_DECL_OPD_INSERTER (ins_inv_limm);
a06ea964
NC
61AARCH64_DECL_OPD_INSERTER (ins_ft);
62AARCH64_DECL_OPD_INSERTER (ins_addr_simple);
f42f1a1d 63AARCH64_DECL_OPD_INSERTER (ins_addr_offset);
a06ea964
NC
64AARCH64_DECL_OPD_INSERTER (ins_addr_regoff);
65AARCH64_DECL_OPD_INSERTER (ins_addr_simm);
3f06e550 66AARCH64_DECL_OPD_INSERTER (ins_addr_simm10);
a06ea964
NC
67AARCH64_DECL_OPD_INSERTER (ins_addr_uimm12);
68AARCH64_DECL_OPD_INSERTER (ins_simd_addr_post);
69AARCH64_DECL_OPD_INSERTER (ins_cond);
70AARCH64_DECL_OPD_INSERTER (ins_sysreg);
71AARCH64_DECL_OPD_INSERTER (ins_pstatefield);
72AARCH64_DECL_OPD_INSERTER (ins_sysins_op);
73AARCH64_DECL_OPD_INSERTER (ins_barrier);
9ed608f9 74AARCH64_DECL_OPD_INSERTER (ins_hint);
a06ea964
NC
75AARCH64_DECL_OPD_INSERTER (ins_prfop);
76AARCH64_DECL_OPD_INSERTER (ins_reg_extended);
77AARCH64_DECL_OPD_INSERTER (ins_reg_shifted);
582e12bf 78AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s4);
98907a70
RS
79AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s4xvl);
80AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s6xvl);
81AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_s9xvl);
4df068de
RS
82AARCH64_DECL_OPD_INSERTER (ins_sve_addr_ri_u6);
83AARCH64_DECL_OPD_INSERTER (ins_sve_addr_rr_lsl);
84AARCH64_DECL_OPD_INSERTER (ins_sve_addr_rz_xtw);
85AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zi_u5);
86AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_lsl);
87AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_sxtw);
88AARCH64_DECL_OPD_INSERTER (ins_sve_addr_zz_uxtw);
e950b345
RS
89AARCH64_DECL_OPD_INSERTER (ins_sve_aimm);
90AARCH64_DECL_OPD_INSERTER (ins_sve_asimm);
165d4950
RS
91AARCH64_DECL_OPD_INSERTER (ins_sve_float_half_one);
92AARCH64_DECL_OPD_INSERTER (ins_sve_float_half_two);
93AARCH64_DECL_OPD_INSERTER (ins_sve_float_zero_one);
f11ad6bc 94AARCH64_DECL_OPD_INSERTER (ins_sve_index);
e950b345 95AARCH64_DECL_OPD_INSERTER (ins_sve_limm_mov);
582e12bf 96AARCH64_DECL_OPD_INSERTER (ins_sve_quad_index);
f11ad6bc 97AARCH64_DECL_OPD_INSERTER (ins_sve_reglist);
2442d846 98AARCH64_DECL_OPD_INSERTER (ins_sve_scale);
e950b345
RS
99AARCH64_DECL_OPD_INSERTER (ins_sve_shlimm);
100AARCH64_DECL_OPD_INSERTER (ins_sve_shrimm);
582e12bf
RS
101AARCH64_DECL_OPD_INSERTER (ins_imm_rotate1);
102AARCH64_DECL_OPD_INSERTER (ins_imm_rotate2);
a06ea964
NC
103
104#undef AARCH64_DECL_OPD_INSERTER
105
106#endif /* OPCODES_AARCH64_ASM_H */