]> git.ipfire.org Git - thirdparty/binutils-gdb.git/history - opcodes/i386-opc.h
Avoid crash in dwarf2_init_complex_target_type
[thirdparty/binutils-gdb.git] / opcodes / i386-opc.h
2019-04-05  Xuepeng Guox86: Support Intel AVX512 BF16
2019-01-01  Alan ModraUpdate year range in copyright notice of binutils files
2018-10-10  Jan Beulichx86: fold Size{16,32,64} template attributes
2018-09-14  H.J. Lux86: Support VEX/EVEX WIG encoding
2018-09-13  Jan Beulichx86: use D attribute also for SIMD templates
2018-08-11  H.J. Lux86: Add CpuCMOV and CpuFXSR
2018-08-06  Jan Beulichx86: fold RegEip/RegRip and RegEiz/RegRiz
2018-08-03  Jan Beulichx86: drop "mem" operand type attribute
2018-07-31  Jan Beulichx86: fold various AVX512 templates with so far differin...
2018-07-31  Jan Beulichx86: drop CpuVREX
2018-07-25  H.J. Lux86: Expand Broadcast to 3 bits
2018-07-19  Jan Beulichx86: fold various AVX512VL templates into their AVX512F...
2018-07-18  H.J. Lux86: Split vcvtps2{,u}qq and vcvttps2{,u}qq
2018-07-11  Jan Beulichx86: replace off-by-one OTMax
2018-05-07  H.J. LuEnable Intel MOVDIRI, MOVDIR64B instructions
2018-05-07  H.J. Lux86: Replace AddrPrefixOp0 with AddrPrefixOpReg
2018-04-27  Igor TsimbalistRevert "Enable Intel MOVDIRI, MOVDIR64B instructions."
2018-04-26  Igor TsimbalistEnable Intel MOVDIRI, MOVDIR64B instructions.
2018-04-26  Jan Beulichx86: drop CpuRegMMX, CpuReg[XYZ]MM, and CpuRegMask
2018-04-26  Jan Beulichx86: drop VexImmExt
2018-04-17  Igor TsimbalistEnable Intel CLDEMOTE instruction.
2018-04-11  Igor TsimbalistEnable Intel WAITPKG instructions.
2018-03-28  Jan Beulichx86: drop VecESize
2018-03-28  Jan Beulichx86: convert broadcast insn attribute to boolean
2018-03-08  H.J. Lux86: Remove support for old (<= 2.8.1) versions of gcc
2018-03-08  Jan Beulichx86: fold several AVX512VL templates
2018-03-08  Jan Beulichx86: drop FloatD
2018-02-27  H.J. Lux86: Add -O[2|s] assembler command-line options
2018-01-23  Igor TsimbalistEnable Intel PCONFIG instruction.
2018-01-23  Igor TsimbalistEnable Intel WBNOINVD instruction.
2018-01-17  Igor TsimbalistReplace CET bit with IBT and SHSTK bits.
2018-01-03  Alan ModraUpdate year range in copyright notice of binutils files
2017-12-18  Jan Beulichx86: fold certain AVX and AVX2 templates
2017-12-18  Jan Beulichx86: fold RegXMM/RegYMM/RegZMM into RegSIMD
2017-12-18  Jan Beulichx86: drop FloatReg and FloatAcc
2017-12-18  Jan Beulichx86: replace Reg8, Reg16, Reg32, and Reg64
2017-11-30  Jan Beulichx86: drop Vec_Disp8
2017-10-23  Igor TsimbalistEnable Intel AVX512_BITALG instructions.
2017-10-23  Igor TsimbalistEnable Intel AVX512_VNNI instructions.
2017-10-23  Igor TsimbalistEnable Intel VPCLMULQDQ instruction.
2017-10-23  Igor TsimbalistEnable Intel VAES instructions.
2017-10-23  Igor TsimbalistEnable Intel GFNI instructions.
2017-10-23  Igor TsimbalistEnable Intel AVX512_VBMI2 instructions.
2017-05-22  H.J. Lux86: Add NOTRACK prefix support
2017-03-09  H.J. LuX86: Add pseudo prefixes to control encoding
2017-03-06  H.J. LuAdd support for Intel CET instructions
2017-01-12  Igor TsimbalistEnable Intel AVX512_VPOPCNTDQ instructions
2017-01-02  Alan ModraUpdate year range in copyright notice of all files.
2016-11-02  Igor TsimbalistEnable Intel AVX512_4VNNIW instructions
2016-11-02  Igor TsimbalistEnable Intel AVX512_4FMAPS instructions
2016-10-21  H.J. LuX86: Remove pcommit instruction
2016-08-24  H.J. LuX86: Add ptwrite instruction
2016-05-27  H.J. LuUpdate x86 CPU_XXX_FLAGS handling
2016-05-27  H.J. LuReplace CpuAMD64/CpuIntel64 with AMD64/Intel64
2016-05-27  H.J. LuCorrect CpuMax in i386-opc.h
2016-05-10  Alexander FominEnable Intel RDPID instruction.
2016-01-01  Alan ModraCopyright update for binutils
2015-12-09  H.J. LuImplement Intel OSPKE instructions
2015-08-12  H.J. LuRemove trailing spaces in opcodes
2015-06-30  Amit PawarAdd support for monitorx/mwaitx instructions
2015-05-15  H.J. LuSupport AMD64/Intel ISAs in assembler/disassembler
2015-05-11  H.J. LuAdd Intel MCU support to opcodes
2015-03-17  Ganesh Gopalasubra... Add znver1 processor
2015-01-01  Alan ModraChangeLog rotatation and copyright year update
2014-11-17  Ilya TocarAdd AVX512VBMI instructions
2014-11-17  Ilya TocarAdd AVX512IFMA instructions
2014-11-17  Ilya TocarAdd pcommit instruction
2014-11-17  Ilya TocarAdd clwb instruction
2014-07-22  Ilya TocarAdd AVX512DQ instructions and their AVX512VL variants.
2014-07-22  Ilya TocarAdd support for AVX512BW instructions and their AVX512V...
2014-07-22  Ilya TocarAdd support for AVX512VL. Add AVX512VL versions of...
2014-04-04  Ilya TocarAdd support for Intel SGX instructions
2014-03-05  Alan ModraUpdate copyright years
2014-02-21  Ilya TocarAdd support for CPUID PREFETCHWT1
2014-02-12  Ilya TocarAdd clflushopt, xsaves, xsavec, xrstors
2013-07-26  H.J. LuAdd Intel AVX-512 support
2013-07-25  H.J. LuSupport Intel SHA
2013-07-24  H.J. LuSupport Intel MPX
2013-02-19  H.J. LuImplement Intel SMAP instructions
2012-09-20  H.J. LuReplace CpuSSE3 with CpuCX16 for cmpxchg16b
2012-08-17  H.J. LuAdd AMD btver1 and btver2 support
2012-07-16  H.J. LuImplement RDRSEED, ADX and PRFCHW instructions
2012-06-22  Roland McGrathgas/
2012-02-21  H.J. LuAdd HLEPrefixNone/HLEPrefixLock/HLEPrefixAny/HLEPrefixR...
2012-02-08  H.J. LuImplement Intel Transactional Synchronization Extensions
2012-01-13  H.J. LuAdd vmfunc
2011-07-22  H.J. LuAdd initial Intel K1OM support.
2011-06-10  H.J. LuSupport AVX Programming Reference (June, 2011).
2011-01-17  Quentin NeillAdd support for TBM instructions.
2011-01-05  H.J. LuImplement BMI instructions.
2010-10-14  H.J. LuAdd CheckRegSize to instructions which require register...
2010-08-06  H.J. LuDon't generate multi-byte NOPs for i686.
2010-08-06  H.J. LuFix typos in comments in i386-opc.h.
2010-07-05  H.J. LuFix a typo in comments for CpuFSGSBase.
2010-07-01  H.J. LuSupport AVX Programming Reference (June, 2010)
2010-02-11  H.J. LuUpdate copyright.
2010-02-11  Sebastian Pop2010-02-10 Quentin Neill <quentin.neill@amd.com>
2010-01-24  H.J. LuReplace "Vex" with "Vex=3" on AVX scalar instructions.
2010-01-14  H.J. LuReplace VEX.DNS with VEX.NDS in comments.
2009-12-19  H.J. LuReplace VexNDS, VexNDD and VexLWP with VexVVVV.
next