]> git.ipfire.org Git - thirdparty/glibc.git/blob - sysdeps/i386/i686/multiarch/strspn.S
Update copyright dates with scripts/update-copyrights.
[thirdparty/glibc.git] / sysdeps / i386 / i686 / multiarch / strspn.S
1 /* Multiple versions of strspn
2 All versions must be listed in ifunc-impl-list.c.
3 Copyright (C) 2009-2015 Free Software Foundation, Inc.
4 Contributed by Intel Corporation.
5 This file is part of the GNU C Library.
6
7 The GNU C Library is free software; you can redistribute it and/or
8 modify it under the terms of the GNU Lesser General Public
9 License as published by the Free Software Foundation; either
10 version 2.1 of the License, or (at your option) any later version.
11
12 The GNU C Library is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 Lesser General Public License for more details.
16
17 You should have received a copy of the GNU Lesser General Public
18 License along with the GNU C Library; if not, see
19 <http://www.gnu.org/licenses/>. */
20
21 #include <config.h>
22
23 #ifdef HAVE_SSE4_SUPPORT
24
25 #include <sysdep.h>
26 #include <init-arch.h>
27
28 /* Define multiple versions only for the definition in libc. */
29 #if IS_IN (libc)
30 # ifdef SHARED
31 .text
32 ENTRY(strspn)
33 .type strspn, @gnu_indirect_function
34 pushl %ebx
35 cfi_adjust_cfa_offset (4)
36 cfi_rel_offset (ebx, 0)
37 LOAD_PIC_REG(bx)
38 cmpl $0, KIND_OFFSET+__cpu_features@GOTOFF(%ebx)
39 jne 1f
40 call __init_cpu_features
41 1: leal __strspn_ia32@GOTOFF(%ebx), %eax
42 testl $bit_SSE4_2, CPUID_OFFSET+index_SSE4_2+__cpu_features@GOTOFF(%ebx)
43 jz 2f
44 leal __strspn_sse42@GOTOFF(%ebx), %eax
45 2: popl %ebx
46 cfi_adjust_cfa_offset (-4);
47 cfi_restore (ebx)
48 ret
49 END(strspn)
50 # else
51 .text
52 ENTRY(strspn)
53 .type strspn, @gnu_indirect_function
54 cmpl $0, KIND_OFFSET+__cpu_features
55 jne 1f
56 call __init_cpu_features
57 1: leal __strspn_ia32, %eax
58 testl $bit_SSE4_2, CPUID_OFFSET+index_SSE4_2+__cpu_features
59 jz 2f
60 leal __strspn_sse42, %eax
61 2: ret
62 END(strspn)
63 # endif
64
65 # undef ENTRY
66 # define ENTRY(name) \
67 .type __strspn_ia32, @function; \
68 .globl __strspn_ia32; \
69 .p2align 4; \
70 __strspn_ia32: cfi_startproc; \
71 CALL_MCOUNT
72 # undef END
73 # define END(name) \
74 cfi_endproc; .size __strspn_ia32, .-__strspn_ia32
75 # undef libc_hidden_builtin_def
76 /* IFUNC doesn't work with the hidden functions in shared library since
77 they will be called without setting up EBX needed for PLT which is
78 used by IFUNC. */
79 # define libc_hidden_builtin_def(name) \
80 .globl __GI_strspn; __GI_strspn = __strspn_ia32
81 #endif
82
83 #endif /* HAVE_SSE4_SUPPORT */
84
85 #include "../../strspn.S"